DigitaL Electronics Syllabi Guide

Download as pdf or txt
Download as pdf or txt
You are on page 1of 7

NATIONAL DIPLOMA IN ELECTRICAL POWER ENGINEERING: 517/15/TN/0

SUBJECT TITLE : DIGITAL ELECTRONICS

CODE : 517/15/S08

DURATION : 150 HOURS

1.0 AIM

The aim of this subject is to equip students with techniques and skills to manipulate and apply
digital operations in the Electrical Engineering field.

2.0 OBJECTIVES

By the end of the course the student should be able to:

THEORY

2.1 Convert between the different types of binary codes


2.2 Design and apply combinational logic in digital systems.
2.3 Describe and explain ADCs and DACs in relation to digital systems
2.4 Design and apply sequential logic in digital systems
2.5 Construct, install, maintain and repair digital electronic circuits.

LABORATORY

2.4 To understand the basic principles of digital electronics application.

2.5 To identify and use digital electronics components.

2.6 To understand the operation of digital circuits.

DESIGN LENGTH

120 hours theory

30 hours laboratory work.

150 hours in total.

69
NATIONAL DIPLOMA IN ELECTRICAL POWER ENGINEERING: 517/15/TN/0

3.0 TOPICS

-BINARY CODES

-COMBINATIONAL LOGIC

-COMBINATIONAL LOGIC CIRCUITS

-MULTIPLEXERS AND DEMULTIPLEXERS

-PARITY GENERATORS AND CHECKERS

-SIGNAL CONVERSION

-SEQUENTIAL LOGIC

-COUNTERS

-SHIFT REGISTERS

-LOGIC FAMILIES

-LABORATORY

4.0 CONTENT

4.1 BINARY CODES

4.1.1 Describe the different codes used in digital techniques such as:
- binary coded decimal
- hexadecimal
- octal
- Gray code
- ASCII

4.1.2 Convert from one code to another.

4.1.3 Use one’s and two’s complement to perform calculations such as addition and
subtraction.

4.2 COMBINATIONAL LOGIC

4.2.1 Describe and produce truth tables for all the logic gates.

4.2.2 Derive Boolean expressions in SOP and POS from truth tables.

70
NATIONAL DIPLOMA IN ELECTRICAL POWER ENGINEERING: 517/15/TN/0

4.2.3 State and apply the following:

- Redundancy Theorem (also called Idepotence Theorem).

- De Morgan’s Theorem.

4.2.4 Use Karnaugh Maps to minimise Boolean expressions.

4.2.5 Design logic from K-map minimisation using universal NAND and NOR gates only.

4.3 COMBINATIONAL LOGIC CIRCUITS

4.3.1 Draw and explain the half and full adder.

4.3.2 Explain how a full adder and half adder are combined to implement:
- serial addition of two numbers.

- parallel addition of two numbers.

4.3.3 Define the term encoder.

- Design an encoder using logic gates.

- Define the term decoder.

- Design a decoder using logic gates.

- Explain the operation of a 7 – segment display.

- Design a 7-segment display decoder/driver.

4.4 MULTIPLEXERS AND DEMULTIPLEXERS

4.4.1 Define the term multiplexer.

4.4.2 Explain and design a 4 to 1 and 8 to 1 multiplexer.

4.4.3 Identify IC’s used as multiplexers, e.g. 74LS153 and the 4066 analogue switch.

4.4.4 Define the term demultiplexer.

4.4.5 Explain and design a 1 to 4 and 1 to 8 demultiplexer.

4.5 PARITY GENERATORS AND CHECKERS

71
NATIONAL DIPLOMA IN ELECTRICAL POWER ENGINEERING: 517/15/TN/0

4.5.1 Explain the term parity.

4.5.2 Explain the function of parity generators.

4.5.3 Explain odd and even parity.

4.5.4 Explain how a 4 bit data transmission system with parity checking operates.

4.6 SIGNAL CONVERSION

4.6.1 Explain the terms associated with electronic converters such as:
- Resolution
- Accuracy
- Linearity
- Settling time
- Offset

4.6.2 Describe with aid of circuit diagrams the operation of typical digital to analogue
converters such as:
- Weighted resistor
- R-2R ladder network

4.6.3 Describe with aid of circuit diagrams the operation of typical analogue to digital
converters such as:
- successive approximation.
- ramp

4.7 SEQUENTIAL LOGIC

Describe with the aid of circuit and waveform diagrams the operation of a range of bistable
circuits (flip-flops) as the SR-FF, clocked SR-FF, JK-FF, D-Type, T-Type, Master-Slave JK-
FF.

4.8 COUNTERS

4.8.1 Describe, with the aid of circuit diagrams and truth tables, flip flop applications of the
following counters:
- Synchronous and asynchronous up and down counters.
- ripple counters
- self stopping
- Mode-N counters
- Ring counters
- Twisted ring counters.

4.8.2 Design flip-flop counters using state equations and K-maps.

72
NATIONAL DIPLOMA IN ELECTRICAL POWER ENGINEERING: 517/15/TN/0

4.9 SHIFT REGISTERS

4.9.1 Describe the operation of shift registers in practical applications such as movement of
data in computers:
- Serial to parallel data shifting
- Parallel to serial
- Serial to serial.

4.10 LOGIC FAMILIES

4.10.1 Explain the following terms relating to logic circuits:


- TTL
- ECL
- RTL
- DTL
- CMOS
- Tristate buffers
- Propagation delays
- Fan in, fan out.

4.11 LABORATORY

4.11.1 To observe operation of different logic gates by means of their truth tables i.e.
AND, NAND, OR, NOR, EX-OR.

Note: use LED indicators.

4.11.2 To produce bistable circuits using digital logic gates. Note: Compare with
multivibrators using discrete components. (Analogue electronics Experiment 6)

4.11.3 To observe operation of BCD to 7 segment decoder/driver.

4.11.4 To observe operation of JK-FF when used with asynchronous input and with
synchronous inputs. Note: Use 555 timer for generating the clock pulse.

4.11.5 To produce a 4-bit asynchronous binary up counter using T-Type flip-flops.

4.11.6 To use JK-FF as shift register of the following type:


- Data storage element
- SISO register
- SIPO register

73
NATIONAL DIPLOMA IN ELECTRICAL POWER ENGINEERING: 517/15/TN/0

5.0 ASSESSMENT SCHEME

SUBJECT WRITTEN EXAMINATION CONTINUOUS ASSESSMENT WEIGHTING


Digital 3 Hour paper A minimum of:
Electronics  3 field work based Assignments
517/15/SO8 30%
( Weighted 10% each) 100
Skills Competency Testing 30%

6.0 ASSESSMENT SPECIFICATION GRID

TOPIC NO. TOPIC WEIGHTING%


1 BINARY CODES 5
2 COMBINATIONAL LOGIC 10
3 COMBINATIONAL LOGIC 15
CIRCUITS
4 MULTIPLEXERS AND 15
DEMULTIPLEXERS
5 PARITY GENERATORS AND 5
CHECKERS
6 SIGNAL CONVERSION 10
7 SEQUENTIAL LOGIC 15
8 COUNTERS 10
9 SHIFT REGISTERS 10
10 LOGIC FAMILIES 5
TOTAL 100%

7.0 SUGGESTED REFERENCES

Gupta, B.R. and (2009) Digital Electronics S. K. Kataria New Delhi


Singhal, V. & Sons

Maini, A. K. (2007) Digital Electronics Wiley -

74
NATIONAL DIPLOMA IN ELECTRICAL POWER ENGINEERING: 517/15/TN/0

Kleitz, W. (2012) Digital Electronics: A Pearson -


practical approach with
VHDL
Thomas, L. Floyd and (2009) Digital Fundamentals Pearson New Delhi
Jain Education
Tocci, R.J., Widmer, (2007) Digital Systems: Prentice-Hall -
N.S.& Moss, G.L. Principles and
Applications. 10th Edition
Ibrahim, K. F. (1991) Digital Techniques. Longman -

Bakshi, U.A. And (2009) Analog And Digital Technical Pune


Godse, A.P. Electronics Publications

75

You might also like