Pic16f1847 - Micro

PIC16(L)F1847
18/20/28-Pin Flash Microcontrollers with XLP Technology
High-Performance RISC CPU: Extreme Low-Power Management

• C Compiler Optimized Architecture PIC16LF1847 with XLP:
• 256 bytes Data EEPROM • Sleep mode: 20 nA @ 1.8V, typical
• Up to 14 Kbytes Linear Program Memory • Watchdog Timer: 300 nA @ 1.8V, typical
Addressing • Timer1 Oscillator: 650 nA @ 32 kHz
• Up to 1024 bytes Linear Data Memory Addressing • Operating Current: 65 A/MHz @ 1.8V, typical
• Interrupt Capability with Automatic Context Saving
• 16-Level Deep Hardware Stack with Optional Analog Features:
Overflow/Underflow Reset
• Analog-to-Digital Converter (ADC) module:
• Direct, Indirect and Relative Addressing modes:
- 10-bit resolution, 12 channels
- Two full 16-bit File Select Registers (FSRs)
- Auto acquisition capability
- FSRs can read program and data memory
- Conversion available during Sleep
Flexible Oscillator Structure: • Analog Comparator module:
- Two rail-to-rail analog comparators
• Precision 32 MHz Internal Oscillator Block: - Power mode control
- Factory calibrated to ± 1%, typical - Software controllable hysteresis
- Software selectable frequencies range of • Voltage Reference module:
31 kHz to 32 MHz - Fixed Voltage Reference (FVR) with 1.024V,
• 31 kHz Low-Power Internal Oscillator 2.048V and 4.096V output levels
• Four Crystal modes up to 32 MHz - 5-bit rail-to-rail resistive DAC with positive
• Three External Clock modes up to 32 MHz and negative reference selection
• 4X Phase Lock Loop (PLL)
• Fail-Safe Clock Monitor: Peripheral Highlights:
- Allows for safe shutdown if peripheral clock
• 15 I/O Pins and 1 Input Only Pin:
stops
- High current sink/source 25 mA/25 mA
• Two-Speed Oscillator Start-up
- Programmable weak pull-ups
• Reference Clock module:
- Programmable interrupt-on-change pins
- Programmable clock output frequency and
• Timer0: 8-Bit Timer/Counter with 8-Bit Prescaler
duty-cycle
• Enhanced Timer1:
Special Microcontroller Features: - 16-bit timer/counter with prescaler
- External Gate Input mode
• 1.8V-5.5V Operation – PIC16F1847 - Dedicated, low-power 32 kHz oscillator driver
• 1.8V-3.6V Operation – PIC16LF1847 • Up to three Timer2-types: 8-Bit Timer/Counter with
• Self-Programmable under Software Control 8-Bit Period Register, Prescaler and Postscaler
• Power-on Reset (POR), Power-up Timer (PWRT) • Up to two Capture, Compare, PWM (CCP) modules
and Oscillator Start-up Timer (OST) • Up to two Enhanced CCP (ECCP) modules:
• Programmable Brown-out Reset (BOR) - Software selectable time bases
• Extended Watchdog Timer (WDT): - Auto-shutdown and auto-restart
- Programmable period from 1ms to 268s - PWM steering
• Programmable Code Protection • Up to two Master Synchronous Serial Port
• In-Circuit Serial Programming™ (ICSP™) via (MSSP) with SPI and I2C with:
Two Pins - 7-bit address masking
• In-Circuit Debug (ICD) via Two Pins - SMBus/PMBusTM compatibility
• Enhance Low-Voltage Programming • Enhanced Universal Synchronous Asynchronous
• Power-Saving Sleep mode Receiver Transmitter (EUSART) module
• mTouch™ Sensing Oscillator module:
- Up to 12 input channels
• Data Signal Modulator module:
- Selectable modulator and carrier sources
 2011-2017 Microchip Technology Inc. DS40001453G-page 1

PIC16(L)F1847
Peripheral Highlights (Continued):
• SR Latch:
- Multiple Set/Reset input options
- Emulates 555 Timer applications
PIC12(L)F1822/1840/PIC16(L)F182X/1847 FAMILY TYPES
ECCP (Half-Bridge)
ECCP (Full-Bridge)
Program Memory
Data Sheet Index
10-bit ADC (ch)
MSSP (I2C/SPI)
CapSense (ch)
Data EEPROM
Flash (words)
Comparators
Data SRAM
SR Latch
(8/16-bit)
EUSART
Debug(1)
(bytes)
(bytes)
Timers
I/O’s(2)
CCP
XLP
Device
PIC12(L)F1822 (1) 2K 256 128 6 4 4 1 2/1 1 1 0/1/0 Y I/H Y

PIC12(L)F1840 (2) 4K 256 256 6 4 4 1 2/1 1 1 0/1/0 Y I/H Y
PIC16(L)F1823 (1) 2K 256 128 12 8 8 2 2/1 1 1 1/0/0 Y I/H Y
PIC16(L)F1824 (3) 4K 256 256 12 8 8 2 4/1 1 1 1/1/2 Y I/H Y
PIC16(L)F1825 (4) 8K 256 1024 12 8 8 2 4/1 1 1 1/1/2 Y I/H Y
PIC16(L)F1826 (5) 2K 256 256 16 12 12 2 2/1 1 1 1/0/0 Y I/H Y
PIC16(L)F1827 (5) 4K 256 384 16 12 12 2 4/1 1 2 1/1/2 Y I/H Y
PIC16(L)F1828 (3) 4K 256 256 18 12 12 2 4/1 1 1 1/1/2 Y I/H Y
PIC16(L)F1829 (4) 8K 256 1024 18 12 12 2 4/1 1 2 1/1/2 Y I/H Y
PIC16(L)F1847 (6) 8K 256 1024 16 12 12 2 4/1 1 2 1/1/2 Y I/H Y
Note 1: I - Debugging, Integrated on Chip; H - Debugging, available using Debug Header.
2: One pin is input-only.
Data Sheet Index: (Unshaded devices are described in this document.)
1: DS41413 PIC12(L)F1822/PIC16(L)F1823 Data Sheet, 8/14-Pin Flash Microcontrollers.
2: DS41441 PIC12(L)F1840 Data Sheet, 8-Pin Flash Microcontrollers.
3: DS41419 PIC16(L)F1824/1828 Data Sheet, 28/40/44-Pin Flash Microcontrollers.
4: DS41440 PIC16(L)F1825/1829 Data Sheet, 14/20-Pin Flash Microcontrollers.
5: DS41391 PIC16(L)F1826/1827 Data Sheet, 18/20/28-Pin Flash Microcontrollers.
6: DS41453 PIC16(L)F1847 Data Sheet, 18/20/28-Pin Flash Microcontrollers.
Note: For other small form-factor package availability and marking information, please visit
http://www.microchip.com/packaging or contact your local sales office.
DS40001453G-page 2  2011-2017 Microchip Technology Inc.

PIC16(L)F1847
PIN DIAGRAMS
Pin Diagram – 18-Pin PDIP, SOIC
RA2 1 18 RA1
RA3 2 17 RA0
RA4 3 16 RA7
PIC16(L)F1847
RA5/MCLR/VPP 4 15 RA6
VSS 5 14 VDD
RB0 6 13 RB7/ICSPDAT
RB1 7 12 RB6/ICSPCLK
RB2 8 11 RB5
RB3 9 10 RB4
Note: See Table 1 for location of all peripheral functions.
Pin Diagram – 20-Pin SSOP
RA2 1 20 RA1
RA3 2 19 RA0
RA4 3 18 RA7
PIC16(L)F1847
RA5/MCLR/VPP 4 17 RA6
VSS 5 16 VDD
VSS 6 15 VDD
RB0 7 14 RB7/ICSPDAT
RB2 9 12 RB5
RB3 10 11 RB4
Note: See Table 1 for location of all peripheral functions.

PIC16(L)F1847
Pin Diagram – 28-Pin QFN/UQFN/VQFN
RA4
RA3
RA2
RA1
RA0
NC
NC
28
26
23
27
24
22
25
RA5/ MCLR/VPP 1 21 RA7
NC 2 20 RA6
VSS 3 19 VDD
NC 4 PIC16(L)F1847 18 NC
VSS 5 17 VDD
NC 6 16 RB7/ICSPDAT
12
13
14
9
8
10
11
NC
NC
RB1
RB2
RB3
RB4
RB5
Note 1: See Table 1 for location of all peripheral functions.
2: It is recommended that the exposed bottom pad be connected to VSS.

PIC16(L)F1847
PIN ALLOCATION TABLE
TABLE 1: 18/20/28-PIN SUMMARY (PIC16(L)F1847)
28-Pin QFN/UQFN/VQFN
18-Pin PDIP/SOIC
20-Pin SSOP
Comparator
Cap Sense
Modulator
Reference
SR Latch
EUSART
Interrupt
ANSEL
Pull-up
Timers
MSSP
Basic
ADC
CCP
I/O
RA0 17 19 23 Y AN0 — CPS0 C12IN0- — — — — SDO2 — — N —

RA1 18 20 24 Y AN1 — CPS1 C12IN1- — — — — SS2 — — N —
RA2 1 1 26 Y AN2 VREF- CPS2 C12IN2- — — — — — — — N —
DACOUT C12IN+
RA3 2 2 27 Y AN3 VREF+ CPS3 C12IN3- SRQ — CCP3 — — — — N —
C1IN+
C1OUT
RA4 3 3 28 Y AN4 — CPS4 C2OUT SRNQ T0CKI CCP4 — — — — N —
RA5 4 4 1 N — — — — — — — — SS1(1) — — Y(2) MCLR
VPP
RA6 15 17 20 N — — — — — — P1D(1) — SDO1(1) — — N OSC2
P2B(1) CLKOUT
CLKR
RA7 16 18 21 N — — — — — — P1C(1) — — — — N OSC1
CCP2(1) CLKIN
P2A(1)
RB0 6 7 7 N — — — — SRI T1G CCP1(1) — — INT — Y —
P1A(1) IOC
FLT0
RB1 7 8 8 Y AN11 — CPS11 — — — — RX(1,3) SDA1 IOC — Y —
DT(1,3) SDI1
RB2 8 9 9 Y AN10 — CPS10 — — — — RX(1) SDA2 IOC MDMIN Y —
DT(1) SDI2
TX(1,3) SDO1(1,3)
CK(1,3)
RB3 9 10 10 Y AN9 — CPS9 — — — CCP1(1,3) — — IOC MDOUT Y —
P1A(1,3)
RB4 10 11 12 Y AN8 — CPS8 — — — — — SCL1 IOC MDCIN2 Y —
SCK1
RB5 11 12 13 Y AN7 — CPS7 — — — P1B TX(1) SCL2 IOC — Y —
CK(1) SCK2
SS1(1,3)
RB6 12 13 15 Y AN5 — CPS5 — — T1CKI P1C(1,3) — — IOC — Y ICSPCLK
T1OSCI CCP2(1,3)
P2A(1,3)
RB7 13 14 16 Y AN6 — CPS6 — — T1OSCO P1D(1,3) — — IOC MDCIN1 Y ICSPDAT
P2B(1,3)
VDD 14 15, 17, — — — — — — — — — — — — — VDD
16 19
Vss 5 5,6 3,5 — — — — — — — — — — — — — VSS
Note 1: Pin functions can be moved using the APFCON register(s).
2: Weak pull-up always enabled when MCLR is enabled, otherwise the pull-up is under user control.
3: Default function location.

PIC16(L)F1847
TABLE OF CONTENTS
1.0 Device Overview .......................................................................................................................................................................... 8
2.0 Enhanced Mid-Range CPU ........................................................................................................................................................ 13
3.0 Memory Organization ................................................................................................................................................................. 15
4.0 Device Configuration .................................................................................................................................................................. 43
5.0 Oscillator Module (With Fail-Safe Clock Monitor)....................................................................................................................... 49
6.0 Reference Clock Module ............................................................................................................................................................ 66
7.0 Resets ........................................................................................................................................................................................ 69
8.0 Interrupts .................................................................................................................................................................................... 78
9.0 Power-Down Mode (Sleep) ........................................................................................................................................................ 92
10.0 Watchdog Timer ......................................................................................................................................................................... 94
11.0 Data EEPROM and Flash Program Memory Control ................................................................................................................. 97
12.0 I/O Ports ................................................................................................................................................................................... 111
13.0 Interrupt-On-Change ................................................................................................................................................................ 123
14.0 Fixed Voltage Reference (FVR) ............................................................................................................................................... 126
15.0 Temperature Indicator Module ................................................................................................................................................. 128
16.0 Analog-to-Digital Converter (ADC) Module .............................................................................................................................. 129
17.0 Digital-to-Analog Converter (DAC) Module .............................................................................................................................. 142
18.0 SR Latch................................................................................................................................................................................... 147
19.0 Comparator Module.................................................................................................................................................................. 151
20.0 Timer0 Module ......................................................................................................................................................................... 161
21.0 Timer1 Module with Gate Control............................................................................................................................................. 164
22.0 Timer2/4/6 Modules.................................................................................................................................................................. 175
23.0 Data Signal Modulator .............................................................................................................................................................. 179
24.0 Capture/Compare/PWM Modules ............................................................................................................................................ 188
25.0 Master Synchronous Serial Port (MSSP1 and MSSP2) Module .............................................................................................. 216
26.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) ............................................................... 272
27.0 Capacitive Sensing Module ...................................................................................................................................................... 301
28.0 In-Circuit Serial Programming™ (ICSP™) ............................................................................................................................... 309
29.0 Instruction Set Summary .......................................................................................................................................................... 312
30.0 Electrical Specifications............................................................................................................................................................ 326
31.0 DC and AC Characteristics Graphs and Charts ....................................................................................................................... 359
32.0 Development Support............................................................................................................................................................... 393
33.0 Packaging Information.............................................................................................................................................................. 397
The Microchip Website....................................................................................................................................................................... 415
Customer Change Notification Service .............................................................................................................................................. 415
Customer Support .............................................................................................................................................................................. 415
Product Identification System............................................................................................................................................................. 416

PIC16(L)F1847
TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip
products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and
enhanced as new volumes and updates are introduced.
If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via
E-mail at [email protected]. We welcome your feedback.
Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:
http://www.microchip.com
You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page.
The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).
Errata
An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current
devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision
of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:
• Microchip’s Worldwide Website; http://www.microchip.com
• Your local Microchip sales office (see last page)
When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are
using.
Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

PIC16(L)F1847
1.0 DEVICE OVERVIEW
The PIC16(L)F1847 are described within this data
sheet. They are available in 18/20/28-pin packages.
Figure 1-1 shows a block diagram of the
PIC16(L)F1847 devices. Table 1-2 shows the pinout
descriptions.
Reference Table 1-1 for peripherals available per
device.
TABLE 1-1: DEVICE PERIPHERAL

SUMMARY
PIC16(L)F1847
Peripheral
ADC ●
Capacitive Sensing Module ●
Digital-to-Analog Converter (DAC) ●
Digital Signal Modulator (DSM) ●
EUSART ●
Fixed Voltage Reference (FVR) ●
Reference Clock Module ●
SR Latch ●
Capture/Compare/PWM Modules
ECCP1 ●
ECCP2 ●
CCP3 ●
CCP4 ●
Comparators
C1 ●
C2 ●
Master Synchronous Serial Ports
MSSP1 ●
MSSP2 ●
Timers
Timer0 ●
Timer1 ●
Timer2 ●
Timer4 ●
Timer6 ●

PIC16(L)F1847
FIGURE 1-1: PIC16(L)F1847 BLOCK DIAGRAM
Program
Flash Memory
RAM EEPROM
CLKR
Clock
Reference
OSC2/CLKOUT Timing
OSC1/CLKIN Generation
PORTA
CPU
INTRC
Oscillator
(Figure 2-1)
PORTB
MCLR
Timer2
SR ADC
Timer4
Timer0 Timer1 DAC Comparators
Latch 10-Bit Timer6
ECCP1 CCP3 MSSP1 Modulator EUSART FVR CapSense

ECCP2 CCP4 MSSP2
Note 1: See applicable chapters for more information on peripherals.

2: See Table 1-1 for peripherals available on specific devices.

PIC16(L)F1847
TABLE 1-2: PIC16(L)F1847 PINOUT DESCRIPTION

Input Output
Name Function Description
Type Type
RA0/AN0/CPS0/C12IN0-/SDO2 RA0 TTL CMOS General purpose I/O.

AN0 AN — ADC Channel 0 input.
CPS0 AN — Capacitive sensing input 0.
C12IN0- AN — Comparator C1 or C2 negative input.
SDO2 — CMOS SPI data output.
RA1/AN1/CPS1/C12IN1-/SS2 RA1 TTL CMOS General purpose I/O.
SS2 ST — Slave Select input 2.
RA2/AN2/CPS2/C12IN2-/ RA2 TTL CMOS General purpose I/O.
C12IN+/VREF-/DACOUT AN2 AN — ADC Channel 2 input.
C12IN+ AN — Comparator C1 or C2 positive input.
VREF- AN — ADC Negative Voltage Reference input.
DACOUT — AN Voltage Reference output.
RA3/AN3/CPS3/C12IN3-/C1IN+/ RA3 TTL CMOS General purpose I/O.
VREF+/C1OUT/CCP3/SRQ AN3 AN — ADC Channel 3 input.
C1IN+ AN — Comparator C1 positive input.
VREF+ AN — ADC Voltage Reference input.
C1OUT — CMOS Comparator C1 output.
CCP3 ST CMOS Capture/Compare/PWM3.
SRQ — CMOS SR latch non-inverting output.
RA4/AN4/CPS4/C2OUT/T0CKI/C RA4 TTL CMOS General purpose I/O.
CP4/SRNQ AN4 AN — ADC Channel 4 input.
C2OUT — CMOS Comparator C2 output.
T0CKI ST — Timer0 clock input.
SRNQ — CMOS SR latch inverting output.
RA5/MCLR/VPP/SS1 RA5 TTL CMOS General purpose I/O.
MCLR ST — Master Clear with internal pull-up.
VPP HV — Programming voltage.
Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain
TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I2C = Schmitt Trigger input with I2C
HV = High Voltage XTAL = Crystal levels
Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register.

PIC16(L)F1847
TABLE 1-2: PIC16(L)F1847 PINOUT DESCRIPTION (CONTINUED)
Input Output
Type Type
RA6/OSC2/CLKOUT/CLKR/ RA6 TTL CMOS General purpose I/O.
P1D(1)/P2B(1)/SDO1(1) OSC2 — XTAL Crystal/Resonator (LP, XT, HS modes).
CLKOUT — CMOS FOSC/4 output.
CLKR — CMOS Clock Reference Output.
P1D — CMOS PWM output.
P2B — CMOS PWM output.
SDO1 — CMOS SPI data output 1.
RA7/OSC1/CLKIN/P1C(1)/ RA7 TTL CMOS General purpose I/O.
CCP2(1)/P2A(1) OSC1 XTAL — Crystal/Resonator (LP, XT, HS modes).
CLKIN CMOS — External clock input (EC mode).
P1C — CMOS PWM output.
P2A — CMOS PWM output.
RB0/T1G/CCP1(1)/P1A(1)/INT/ RB0 TTL CMOS General purpose I/O. Individually controlled interrupt-on-change.
SRI/FLT0 Individually enabled pull-up.
T1G ST — Timer1 Gate input.
INT ST — External interrupt.
SRI ST — SR latch input.
FLT0 ST — ECCP Auto-Shutdown Fault input.
RB1/AN11/CPS11/RX(1,2)/DT(1,2)/ RB1 TTL CMOS General purpose I/O. Individually controlled interrupt-on-change.
SDA1/SDI1 Individually enabled pull-up.
RX ST — USART asynchronous input.
DT ST CMOS USART synchronous data.
SDA1 I2C OD I2C data input/output 1.
SDI1 CMOS — SPI data input 1.
RB2/AN10/CPS10/MDMIN/ RB2 TTL CMOS General purpose I/O. Individually controlled interrupt-on-change.
TX(1,2)/CK(1,2)/RX(1)/DT(1)/ Individually enabled pull-up.
SDA2/SDI2/SDO1(1,2) AN10 AN — ADC Channel 10 input.
MDMIN — CMOS Modulator source input.
TX — CMOS USART asynchronous transmit.
CK ST CMOS USART synchronous clock.
RX ST — USART asynchronous input.
DT ST CMOS USART synchronous data.
SDA2 I2C OD I2C data input/output 2.
SDI2 ST — SPI data input 2.
SDO1 — CMOS SPI data output 1.

PIC16(L)F1847
TABLE 1-2: PIC16(L)F1847 PINOUT DESCRIPTION (CONTINUED)
Input Output
Type Type
RB3/AN9/CPS9/MDOUT/ RB3 TTL CMOS General purpose I/O. Individually controlled interrupt-on-change.
CCP1(1,2)/P1A(1,2) Individually enabled pull-up.
MDOUT — CMOS Modulator output.
RB4/AN8/CPS8/SCL1/SCK1/ RB4 TTL CMOS General purpose I/O. Individually controlled interrupt-on-change.
MDCIN2 Individually enabled pull-up.
SCL1 I2C OD I2C clock 1.
SCK1 ST CMOS SPI clock 1.
MDCIN2 ST — Modulator Carrier Input 2.
RB5/AN7/CPS7/P1B/TX(1)/CK(1)/ RB5 TTL CMOS General purpose I/O. Individually controlled interrupt-on-change.
SCL2/SCK2/SS1(1,2) Individually enabled pull-up.
TX — CMOS USART asynchronous transmit.
CK ST CMOS USART synchronous clock.
SCL2 I2C OD I2C clock 2.
SCK2 ST CMOS SPI clock 2.
RB6/AN5/CPS5/T1CKI/T1OSI/ RB6 TTL CMOS General purpose I/O. Individually controlled interrupt-on-change.
P1C(1,2)/CCP2(1,2)/P2A(1,2)/ Individually enabled pull-up.
ICSPCLK AN5 AN — ADC Channel 5 input.
T1CKI ST — Timer1 clock input.
T1OSO XTAL XTAL Timer1 oscillator connection.
P1C — CMOS PWM output.
ICSPCLK ST — Serial Programming Clock.
RB7/AN6/CPS6/T1OSO/ RB7 TTL CMOS General purpose I/O. Individually controlled interrupt-on-change.
P1D(1,2)/P2B(1,2)/MDCIN1/ Individually enabled pull-up.
ICSPDAT AN6 AN — ADC Channel 6 input.
T1OSO XTAL XTAL Timer1 oscillator connection.
P1D — CMOS PWM output.
MDCIN1 ST — Modulator Carrier Input 1.
ICSPDAT ST CMOS ICSP™ Data I/O.
VDD VDD Power — Positive supply.
VSS VSS Power — Ground reference.

PIC16(L)F1847
2.0 ENHANCED MID-RANGE CPU
This family of devices contain an enhanced mid-range
8-bit CPU core. The CPU has 49 instructions. Interrupt
capability includes automatic context saving. The
hardware stack is 16 levels deep and has Overflow and
Underflow Reset capability. Direct, Indirect, and
Relative Addressing modes are available. Two File
Select Registers (FSRs) provide the ability to read
program and data memory.
• Automatic Interrupt Context Saving
• 16-level Stack with Overflow and Underflow
• File Select Registers
• Instruction Set
2.1 Automatic Interrupt Context

Saving
During interrupts, certain registers are automatically
saved in shadow registers and restored when returning
from the interrupt. This saves stack space and user
code. See Section 8.5 “Automatic Context Saving”,
for more information.
2.2 16-level Stack with Overflow and

Underflow
These devices have an external stack memory 15 bits
wide and 16 words deep. A Stack Overflow or Under-
flow will set the appropriate bit (STKOVF or STKUNF)
in the PCON register, and if enabled will cause a
software Reset. See section Section 3.5 “Stack” for
more details.
2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs
can access all file registers and program memory,
which allows one Data Pointer for all memory. When an
FSR points to program memory, there is one additional
instruction cycle in instructions using INDF to allow the
data to be fetched. General purpose memory can now
also be addressed linearly, providing the ability to
access contiguous data larger than 80 bytes. There are
also new instructions to support the FSRs. See
Section 3.5 “Stack”for more details.
2.4 Instruction Set

There are 49 instructions for the enhanced mid-range
CPU to support the features of the CPU. See
Section 29.0 “Instruction Set Summary” for more
details.

PIC16(L)F1847
FIGURE 2-1: CORE BLOCK DIAGRAM
15 Configuration
15 Data Bus 8
Program Counter
Flash
MUX
Program
Memory 16-Level
8 Level Stack
Stack
RAM
(13-bit)
(15-bit)
Program
14 Program Memory 12 RAM Addr
Bus
Read (PMR)
Addr MUX
Instruction
Instruction Reg
reg
Indirect
Direct Addr 7 Addr
5 12 12
15 BSR
FSR Reg
reg
FSR0reg
FSR Reg
FSR1 Reg
FSR reg
15 STATUS Reg
STATUS reg
8
3 MUX
Power-up
Timer
Instruction Oscillator
Decodeand
Decode & Start-up Timer
ALU
Control
OSC1/CLKIN Power-on
Reset 8
Timing Watchdog
OSC2/CLKOUT Generation Timer W reg
Brown-out
Reset
Internal
Oscillator
Block
VDD VSS

PIC16(L)F1847
3.0 MEMORY ORGANIZATION The following features are associated with access and
control of program memory and data memory:
There are three types of memory in PIC16(L)F1847:
• PCL and PCLATH
Data Memory, Program Memory and Data EEPROM
Memory(1). • Stack
• Indirect Addressing
• Program Memory
• Data Memory
3.1 Program Memory Organization
- Core Registers
- Special Function Registers The enhanced mid-range core has a 15-bit program
- General Purpose RAM counter capable of addressing a 32K x 14 program
memory space. Table 3-1 shows the memory sizes
- Common RAM
implemented for the PIC16(L)F1847 family. Accessing a
- Device Memory Maps location above these boundaries will cause a
- Special Function Registers Summary wrap-around within the implemented memory space.
• Data EEPROM memory(1) The Reset vector is at 0000h and the interrupt vector is
at 0004h (see Figure 3-1).
Note 1: The Data EEPROM Memory and the

method to access Flash memory through
the EECON registers is described in
Section 11.0 “Data EEPROM and Flash
Program Memory Control”.
TABLE 3-1: DEVICE SIZES AND ADDRESSES

Device Program Memory Space (Words) Last Program Memory Address
PIC16(L)F1847 8,192 1FFFh

PIC16(L)F1847
FIGURE 3-1: PROGRAM MEMORY MAP 3.1.1.1 RETLW Instruction
AND STACK FOR The RETLW instruction can be used to provide access
PIC16F/LF1826 to tables of constants. The recommended way to create
PC<14:0> such a table is shown in Example 3-1.
CALL, RETURN
RETFIE, RETLW 15 EXAMPLE 3-1: RETLW INSTRUCTION
constants
BRW ;Add Index in W to
Stack (16 Levels) ;program counter to
;select data
Reset Vector 0000h RETLW DATA0 ;Index0 data
RETLW DATA1 ;Index1 data
RETLW DATA2
Interrupt Vector 0004h RETLW DATA3
Page 0 0005h-
07FFh my_function
0800h-
Page 1 ;… LOTS OF CODE…
0FFFh MOVLW DATA_INDEX
1000h CALL constants
Page 2
17FFh ;… THE CONSTANT IS IN W
1800h
Page 3
1FFFh The BRW instruction makes this type of table very
2000h simple to implement. If your code must remain portable
(1)
Rollover Page 0
with previous generations of microcontrollers, then the
BRW instruction is not available so the older table read
method must be used.
Rollover Page 3(1) 7FFFh 3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by
setting bit 7 of the FSRxH register and reading the
Note 1: Reserved. Shadows to 0000h-1FFFh. matching INDFx register. The MOVIW instruction will
place the lower eight bits of the addressed word in the
W register. Writes to the program memory cannot be
3.1.1 READING PROGRAM MEMORY AS performed via the INDF registers. Instructions that
DATA access the program memory via the FSR require one
extra instruction cycle to complete. Example 3-2
There are two methods of accessing constants in demonstrates accessing the program memory via an
program memory. The first method is to use tables of FSR.
RETLW instructions. The second method is to set an
FSR to point to the program memory. The HIGH directive will set bit<7> if a label points to a
location in program memory.
EXAMPLE 3-2: ACCESSING PROGRAM

MEMORY VIA FSR
constants
DW DATA0 ;First constant
DW DATA1 ;Second constant
DW DATA2
DW DATA3
my_function
;… LOTS OF CODE…
MOVLW DATA_INDEX
ADDLW LOW constants
MOVWF FSR1L
MOVLW HIGH constants ;MSb is set automatically
MOVWF FSR1H
BTFSC STATUS,C ;carry from ADDLW?
INCF FSR1H,f ;yes
MOVIW 0[FSR1]
;THE PROGRAM MEMORY IS IN W

PIC16(L)F1847
3.2 Data Memory Organization 3.2.1.1 STATUS Register
The data memory is partitioned in 32 memory banks The STATUS register, shown in Register 3-1, contains:
with 128 bytes in a bank. Each bank consists of • the arithmetic status of the ALU
(Figure 3-2): • the Reset status
• 12 core registers The STATUS register can be the destination for any
• 20 Special Function Registers (SFR) instruction, like any other register. If the STATUS
• Up to 80 bytes of General Purpose RAM (GPR) register is the destination for an instruction that affects
• 16 bytes of common RAM the Z, DC or C bits, then the write to these three bits is
disabled. These bits are set or cleared according to the
The active bank is selected by writing the bank number device logic. Furthermore, the TO and PD bits are not
into the Bank Select Register (BSR). Unimplemented writable. Therefore, the result of an instruction with the
memory will read as ‘0’. All data memory can be STATUS register as destination may be different than
accessed either directly (via instructions that use the intended.
file registers) or indirectly via the two File Select
Registers (FSR). See Section 3.6 “Indirect For example, CLRF STATUS will clear the upper three
Addressing” for more information. bits and set the Z bit. This leaves the STATUS register
as ‘000u u1uu’ (where u = unchanged).
3.2.1 CORE REGISTERS It is recommended, therefore, that only BCF, BSF,
The core registers contain the registers that directly SWAPF and MOVWF instructions are used to alter the
affect the basic operation of the PIC16(L)F1847. These STATUS register, because these instructions do not
registers are listed below: affect any Status bits. For other instructions not
affecting any Status bits (Refer to Section 29.0
• INDF0
“Instruction Set Summary”).
• INDF1
• PCL Note 1: The C and DC bits operate as Borrow
and Digit Borrow out bits, respectively, in
• STATUS
subtraction.
• FSR0 Low
• FSR0 High
• FSR1 Low
• FSR1 High
• BSR
• WREG
• PCLATH
• INTCON
Note: The core registers are the first 12
addresses of every data memory bank.

PIC16(L)F1847
3.3 Register Definitions: Status
REGISTER 3-1: STATUS: STATUS REGISTER
U-0 U-0 U-0 R-1/q R-1/q R/W-0/u R/W-0/u R/W-0/u
(1)
— — — TO PD Z DC C(1)
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets
‘1’ = Bit is set ‘0’ = Bit is cleared q = Value depends on condition
bit 7-5 Unimplemented: Read as ‘0’

bit 4 TO: Time-out bit
1 = After power-up, CLRWDT instruction or SLEEP instruction
0 = A WDT time-out occurred
bit 3 PD: Power-down bit
1 = After power-up or by the CLRWDT instruction
0 = By execution of the SLEEP instruction
bit 2 Z: Zero bit
1 = The result of an arithmetic or logic operation is zero
0 = The result of an arithmetic or logic operation is not zero
bit 1 DC: Digit Carry/Digit Borrow bit(1)
1 = A carry-out from the 4th low-order bit of the result occurred
0 = No carry-out from the 4th low-order bit of the result
bit 0 C: Carry/Borrow bit(1)
1 = A carry-out from the Most Significant bit of the result occurred
0 = No carry-out from the Most Significant bit of the result occurred
Note 1: For Borrow, the polarity is reversed. A subtraction is executed by adding the two’s complement of the
second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order
bit of the source register.

PIC16(L)F1847
3.3.1 SPECIAL FUNCTION REGISTER 3.3.4 DEVICE MEMORY MAPS
The Special Function Registers are registers used by The memory maps for the device family are as shown
the application to control the desired operation of in Table 3-2.
peripheral functions in the device. The registers
associated with the operation of the peripherals are
described in the appropriate peripheral chapter of this TABLE 3-2: MEMORY MAP TABLES
data sheet. Device Banks Table No.
3.3.2 GENERAL PURPOSE RAM PIC16(L)F1847 0-7 Table 3-3

8-15 Table 3-4
There are up to 80 bytes of GPR in each data memory
bank. 16-23 Table 3-5
24-31 Table 3-6
3.3.2.1 Linear Access to GPR
31 Table 3-7
The general purpose RAM can be accessed in a
non-banked method via the FSRs. This can simplify
access to large memory structures. See Section 3.6.2
“Linear Data Memory” for more information.
3.3.3 COMMON RAM

There are 16 bytes of common RAM accessible from all
banks.
FIGURE 3-2: BANKED MEMORY

PARTITIONING
7-bit Bank Offset Memory Region
00h
Core Registers
(12 bytes)
0Bh
0Ch
Special Function Registers
(20 bytes maximum)
1Fh
20h
General Purpose RAM

(80 bytes maximum)
6Fh
70h
Common RAM
(16 bytes)
7Fh

TABLE 3-3: PIC16(L)F1847 MEMORY MAP, BANKS 0-7
 2011-2017 Microchip Technology Inc.
BANK 0 BANK 1 BANK 2 BANK 3 BANK 4 BANK 5 BANK 6 BANK 7

000h INDF0 080h INDF0 100h INDF0 180h INDF0 200h INDF0 280h INDF0 300h INDF0 380h INDF0
002h PCL 082h PCL 102h PCL 182h PCL 202h PCL 282h PCL 302h PCL 382h PCL
003h STATUS 083h STATUS 103h STATUS 183h STATUS 203h STATUS 283h STATUS 303h STATUS 383h STATUS
004h FSR0L 084h FSR0L 104h FSR0L 184h FSR0L 204h FSR0L 284h FSR0L 304h FSR0L 384h FSR0L
005h FSR0H 085h FSR0H 105h FSR0H 185h FSR0H 205h FSR0H 285h FSR0H 305h FSR0H 385h FSR0H
008h BSR 088h BSR 108h BSR 188h BSR 208h BSR 288h BSR 308h BSR 388h BSR
009h WREG 089h WREG 109h WREG 189h WREG 209h WREG 289h WREG 309h WREG 389h WREG
00Ah PCLATH 08Ah PCLATH 10Ah PCLATH 18Ah PCLATH 20Ah PCLATH 28Ah PCLATH 30Ah PCLATH 38Ah PCLATH
00Bh INTCON 08Bh INTCON 10Bh INTCON 18Bh INTCON 20Bh INTCON 28Bh INTCON 30Bh INTCON 38Bh INTCON
00Ch PORTA 08Ch TRISA 10Ch LATA 18Ch ANSELA 20Ch WPUA 28Ch — 30Ch — 38Ch —
00Dh PORTB 08Dh TRISB 10Dh LATB 18Dh ANSELB 20Dh WPUB 28Dh — 30Dh — 38Dh —
00Eh — 08Eh — 10Eh — 18Eh — 20Eh — 28Eh — 30Eh — 38Eh —
00Fh — 08Fh — 10Fh — 18Fh — 20Fh — 28Fh — 30Fh — 38Fh —
010h — 090h — 110h — 190h — 210h — 290h — 310h — 390h —
011h PIR1 091h PIE1 111h CM1CON0 191h EEADRL 211h SSP1BUF 291h CCPR1L 311h CCPR3L 391h —
012h PIR2 092h PIE2 112h CM1CON1 192h EEADRH 212h SSP1ADD 292h CCPR1H 312h CCPR3H 392h —
013h PIR3 093h PIE3 113h CM2CON0 193h EEDATL 213h SSP1MSK 293h CCP1CON 313h CCP3CON 393h —
014h PIR4 094h PIE4 114h CM2CON1 194h EEDATH 214h SSP1STAT 294h PWM1CON 314h — 394h IOCBP
015h TMR0 095h OPTION_REG 115h CMOUT 195h EECON1 215h SSPCON1 295h CCP1AS 315h — 395h IOCBN
016h TMR1L 096h PCON 116h BORCON 196h EECON2 216h SSPCON2 296h PSTR1CON 316h — 396h IOCBF
017h TMR1H 097h WDTCON 117h FVRCON 197h — 217h SSPCON3 297h — 317h — 397h —
018h T1CON 098h OSCTUNE 118h DACCON0 198h — 218h — 298h CCPR2L 318h CCPR4L 398h —
019h T1GCON 099h OSCCON 119h DACCON1 199h RCREG 219h SSP2BUF 299h CCPR2H 319h CCPR4H 399h —
01Ah TMR2 09Ah OSCSTAT 11Ah SRCON0 19Ah TXREG 21Ah SSP2ADD 29Ah CCP2CON 31Ah CCP4CON 39Ah CLKRCON
01Bh PR2 09Bh ADRESL 11Bh SRCON1 19Bh SPBRGL 21Bh SSP2MSK 29Bh PWM2CON 31Bh — 39Bh —
01Ch T2CON 09Ch ADRESH 11Ch — 19Ch SPBRGH 21Ch SSP2STAT 29Ch CCP2AS 31Ch — 39Ch MDCON
01Dh — 09Dh ADCON0 11Dh APFCON0 19Dh RCSTA 21Dh SSP2CON 29Dh PSTR2CON 31Dh — 39Dh MDSRC
01Eh CPSCON0 09Eh ADCON1 11Eh APFCON1 19Eh TXSTA 21Eh SSP2CON2 29Eh CCPTMRS 31Eh — 39Eh MDCARL
01Fh CPSCON1 09Fh — 11Fh — 19Fh BAUDCON 21Fh SSP2CON3 29Fh — 31Fh — 39Fh MDCARH
020h 0A0h 120h 1A0h 220h 2A0h 320h 3A0h
PIC16(L)F1847
General General General General General General General General
Purpose Purpose Purpose Purpose Purpose Purpose Purpose Purpose
Register Register Register Register Register Register Register Register
80 Bytes 80 Bytes 80 Bytes 80 Bytes 80 Bytes 80 Bytes 80 Bytes 80 Bytes
06Fh 0EFh 16Fh 1EFh 26Fh 2EFh 36Fh 3EFh

070h 0F0h 170h 1F0h 270h 2F0h 370h 3F0h
DS40001453G-page 20
Accesses Accesses Accesses Accesses Accesses Accesses Accesses

Common RAM
70h – 7Fh 70h – 7Fh 70h – 7Fh 70h – 7Fh 70h – 7Fh 70h – 7Fh 70h – 7Fh
07Fh 0FFh 17Fh 1FFh 27Fh 2FFh 37Fh 3FFh
Legend: = Unimplemented data memory locations, read as ‘0’.

DS40001453G-page 21
PIC16(L)F1847
402h PCL 482h PCL 502h PCL 582h PCL 602h PCL 682h PCL 702h PCL 782h PCL
403h STATUS 483h STATUS 503h STATUS 583h STATUS 603h STATUS 683h STATUS 703h STATUS 783h STATUS
408h BSR 488h BSR 508h BSR 588h BSR 608h BSR 688h BSR 708h BSR 788h BSR
409h WREG 489h WREG 509h WREG 589h WREG 609h WREG 689h WREG 709h WREG 789h WREG
40Ah PCLATH 48Ah PCLATH 50Ah PCLATH 58Ah PCLATH 60Ah PCLATH 68Ah PCLATH 70Ah PCLATH 78Ah PCLATH
40Bh INTCON 48Bh INTCON 50Bh INTCON 58Bh INTCON 60Bh INTCON 68Bh INTCON 70Bh INTCON 78Bh INTCON
40Ch — 48Ch — 50Ch — 58Ch — 60Ch — 68Ch — 70Ch — 78Ch —
40Dh — 48Dh — 50Dh — 58Dh — 60Dh — 68Dh — 70Dh — 78Dh —
40Eh — 48Eh — 50Eh — 58Eh — 60Eh — 68Eh — 70Eh — 78Eh —
410h — 490h — 510h — 590h — 610h — 690h — 710h — 790h —
411h — 491h — 511h — 591h — 611h — 691h — 711h — 791h —
412h — 492h — 512h — 592h — 612h — 692h — 712h — 792h —
413h — 493h — 513h — 593h — 613h — 693h — 713h — 793h —
414h — 494h — 514h — 594h — 614h — 694h — 714h — 794h —
415h TMR4 495h — 515h — 595h — 615h — 695h — 715h — 795h —
416h PR4 496h — 516h — 596h — 616h — 696h — 716h — 796h —
417h T4CON 497h — 517h — 597h — 617h — 697h — 717h — 797h —
418h — 498h — 518h — 598h — 618h — 698h — 718h — 798h —
419h — 499h — 519h — 599h — 619h — 699h — 719h — 799h —
41Ah — 49Ah — 51Ah — 59Ah — 61Ah — 69Ah — 71Ah — 79Ah —
41Bh — 49Bh — 51Bh — 59Bh — 61Bh — 69Bh — 71Bh — 79Bh —
41Ch TMR6 49Ch — 51Ch — 59Ch — 61Ch — 69Ch — 71Ch — 79Ch —
41Dh PR6 49Dh — 51Dh — 59Dh — 61Dh — 69Dh — 71Dh — 79Dh —
41Eh T6CON 49Eh — 51Eh — 59Eh — 61Eh — 69Eh — 71Eh — 79Eh —
420h 4A0h 520h 5A0h 620h General Purpose 6A0h 720h 7A0h
General General General General Register
Purpose Purpose Purpose Purpose 48 Bytes Unimplemented Unimplemented Unimplemented

Register Register Register Register Read as ‘0’ Read as ‘0’ Read as ‘0’
80 Bytes 80 Bytes 80 Bytes 80 Bytes Unimplemented
Read as ‘0’
46Fh 4EFh 56Fh 5EFh 66Fh 6EFh 76Fh 7EFh
470h 4F0h 570h 5F0h 670h 6F0h 770h 7F0h
Accesses Accesses Accesses Accesses Accesses Accesses Accesses Accesses
70h – 7Fh 70h – 7Fh 70h – 7Fh 70h – 7Fh 70h – 7Fh 70h – 7Fh 70h – 7Fh 70h – 7Fh
47Fh 4FFh 57Fh 5FFh 67Fh 6FFh 77Fh 7FFh


800h INDF0 880h INDF0 900h INDF0 980h INDF0 A00h INDF0 A80h INDF0 B00h INDF0 B80h INDF0
801h INDF1 881h INDF1 901h INDF1 981h INDF1 A01h INDF1 A81h INDF1 B01h INDF1 B81h INDF1
802h PCL 882h PCL 902h PCL 982h PCL A02h PCL A82h PCL B02h PCL B82h PCL
803h STATUS 883h STATUS 903h STATUS 983h STATUS A03h STATUS A83h STATUS B03h STATUS B83h STATUS
804h FSR0L 884h FSR0L 904h FSR0L 984h FSR0L A04h FSR0L A84h FSR0L B04h FSR0L B84h FSR0L
805h FSR0H 885h FSR0H 905h FSR0H 985h FSR0H A05h FSR0H A85h FSR0H B05h FSR0H B85h FSR0H
806h FSR1L 886h FSR1L 906h FSR1L 986h FSR1L A06h FSR1L A86h FSR1L B06h FSR1L B86h FSR1L
807h FSR1H 887h FSR1H 907h FSR1H 987h FSR1H A07h FSR1H A87h FSR1H B07h FSR1H B87h FSR1H
808h BSR 888h BSR 908h BSR 988h BSR A08h BSR A88h BSR B08h BSR B88h BSR
809h WREG 889h WREG 909h WREG 989h WREG A09h WREG A89h WREG B09h WREG B89h WREG
80Ah PCLATH 88Ah PCLATH 90Ah PCLATH 98Ah PCLATH A0Ah PCLATH A8Ah PCLATH B0Ah PCLATH B8Ah PCLATH
80Bh INTCON 88Bh INTCON 90Bh INTCON 98Bh INTCON A0Bh INTCON A8Bh INTCON B0Bh INTCON B8Bh INTCON
80Ch — 88Ch — 90Ch — 98Ch — A0Ch — A8Ch — B0Ch — B8Ch —
80Dh — 88Dh — 90Dh — 98Dh — A0Dh — A8Dh — B0Dh — B8Dh —
80Eh — 88Eh — 90Eh — 98Eh — A0Eh — A8Eh — B0Eh — B8Eh —
80Fh — 88Fh — 90Fh — 98Fh — A0Fh — A8Fh — B0Fh — B8Fh —
810h — 890h — 910h — 990h — A10h — A90h — B10h — B90h —
811h — 891h — 911h — 991h — A11h — A91h — B11h — B91h —
812h — 892h — 912h — 992h — A12h — A92h — B12h — B92h —
813h — 893h — 913h — 993h — A13h — A93h — B13h — B93h —
814h — 894h — 914h — 994h — A14h — A94h — B14h — B94h —
815h — 895h — 915h — 995h — A15h — A95h — B15h — B95h —
816h — 896h — 916h — 996h — A16h — A96h — B16h — B96h —
817h — 897h — 917h — 997h — A17h — A97h — B17h — B97h —
818h — 898h — 918h — 998h — A18h — A98h — B18h — B98h —
819h — 899h — 919h — 999h — A19h — A99h — B19h — B99h —
81Ah — 89Ah — 91Ah — 99Ah — A1Ah — A9Ah — B1Ah — B9Ah —
81Bh — 89Bh — 91Bh — 99Bh — A1Bh — A9Bh — B1Bh — B9Bh —
81Ch — 89Ch — 91Ch — 99Ch — A1Ch — A9Ch — B1Ch — B9Ch —
81Dh — 89Dh — 91Dh — 99Dh — A1Dh — A9Dh — B1Dh — B9Dh —
PIC16(L)F1847
81Eh — 89Eh — 91Eh — 99Eh — A1Eh — A9Eh — B1Eh — B9Eh —
81Fh — 89Fh — 91Fh — 99Fh — A1Fh — A9Fh — B1Fh — B9Fh —
820h 8A0h 920h 9A0h A20h AA0h B20h BA0h
Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented

Read as ‘0’ Read as ‘0’ Read as ‘0’ Read as ‘0’ Read as ‘0’ Read as ‘0’ Read as ‘0’ Read as ‘0’
DS40001453G-page 22
86Fh 8EFh 96Fh 9EFh A6Fh AEFh B6Fh BEFh

870h 8F0h 970h 9F0h A70h AF0h B70h BF0h
87Fh 8FFh 97Fh 9FFh A7Fh AFFh B7Fh BFFh
DS40001453G-page 23
PIC16(L)F1847
C00h INDF0 C80h INDF0 D00h INDF0 D80h INDF0 E00h INDF0 E80h INDF0 F00h INDF0 F80h INDF0
C01h INDF1 C81h INDF1 D01h INDF1 D81h INDF1 E01h INDF1 E81h INDF1 F01h INDF1 F81h INDF1
C02h PCL C82h PCL D02h PCL D82h PCL E02h PCL E82h PCL F02h PCL F82h PCL
C03h STATUS C83h STATUS D03h STATUS D83h STATUS E03h STATUS E83h STATUS F03h STATUS F83h STATUS
C04h FSR0L C84h FSR0L D04h FSR0L D84h FSR0L E04h FSR0L E84h FSR0L F04h FSR0L F84h FSR0L
C05h FSR0H C85h FSR0H D05h FSR0H D85h FSR0H E05h FSR0H E85h FSR0H F05h FSR0H F85h FSR0H
C06h FSR1L C86h FSR1L D06h FSR1L D86h FSR1L E06h FSR1L E86h FSR1L F06h FSR1L F86h FSR1L
C07h FSR1H C87h FSR1H D07h FSR1H D87h FSR1H E07h FSR1H E87h FSR1H F07h FSR1H F87h FSR1H
C08h BSR C88h BSR D08h BSR D88h BSR E08h BSR E88h BSR F08h BSR F88h BSR
C09h WREG C89h WREG D09h WREG D89h WREG E09h WREG E89h WREG F09h WREG F89h WREG
C0Ah PCLATH C8Ah PCLATH D0Ah PCLATH D8Ah PCLATH E0Ah PCLATH E8Ah PCLATH F0Ah PCLATH F8Ah PCLATH
C0Bh INTCON C8Bh INTCON D0Bh INTCON D8Bh INTCON E0Bh INTCON E8Bh INTCON F0Bh INTCON F8Bh INTCON
C0Ch — C8Ch — D0Ch — D8Ch — E0Ch — E8Ch — F0Ch — F8Ch —
C0Dh — C8Dh — D0Dh — D8Dh — E0Dh — E8Dh — F0Dh — F8Dh —
C0Eh — C8Eh — D0Eh — D8Eh — E0Eh — E8Eh — F0Eh — F8Eh —
C0Fh — C8Fh — D0Fh — D8Fh — E0Fh — E8Fh — F0Fh — F8Fh —
C10h — C90h — D10h — D90h — E10h — E90h — F10h — F90h —
C1Ah — C9Ah — D1Ah — D9Ah — E1Ah — E9Ah — F1Ah — F9Ah —
C1Bh — C9Bh — D1Bh — D9Bh — E1Bh — E9Bh — F1Bh — F9Bh —
C1Ch — C9Ch — D1Ch — D9Ch — E1Ch — E9Ch — F1Ch — F9Ch —
C1Dh — C9Dh — D1Dh — D9Dh — E1Dh — E9Dh — F1Dh — F9Dh —
C1Eh — C9Eh — D1Eh — D9Eh — E1Eh — E9Eh — F1Eh — F9Eh —
C1Fh — C9Fh — D1Fh — D9Fh — E1Fh — E9Fh — F1Fh — F9Fh —

C20h CA0h D20h DA0h E20h EA0h F20h FA0h
Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented See Table 3-7 for
Read as ‘0’ Read as ‘0’ Read as ‘0’ Read as ‘0’ Read as ‘0’ Read as ‘0’ Read as ‘0’ more information
C6Fh CEFh D6Fh DEFh E6Fh EEFh F6Fh FEFh

C70h CF0h D70h DF0h E70h EF0h F70h FF0h
CFFh CFFh D7Fh DFFh E7Fh EFFh F7Fh FFFh

PIC16(L)F1847
TABLE 3-7: PIC16(L)F1847 MEMORY MAP, 3.3.5 SPECIAL FUNCTION REGISTERS
BANK 31 SUMMARY
The Special Function Register Summary for the device
Bank 31 family are as follows:
FA0h
Unimplemented Device Bank(s) Page No.

Read as ‘0’
0 25
FE3h 1 26
FE4h STATUS_SHAD
FE5h WREG_SHAD 2 27
FE6h BSR_SHAD 3 28
FE7h PCLATH_SHAD
FSR0L_SHAD
4 29
FE8h
FE9h FSR0H_SHAD PIC16(L)F1847 5 30
FEAh FSR1L_SHAD
6 31
FEBh FSR1H_SHAD
FECh — 7 32
FEDh STKPTR 8 33
FEEh TOSL
9-30 34
FEFh TOSH
Legend: = Unimplemented data memory locations,
31 35
read as ‘0’.

PIC16(L)F1847
TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY

Value on
Value on
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 all other
POR, BOR
Resets
Bank 0
000h(1) INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory xxxx xxxx xxxx xxxx
(not a physical register)
002h(1) PCL Program Counter (PC) Least Significant Byte 0000 0000 0000 0000
003h(1) STATUS — — — TO PD Z DC C ---1 1000 ---q quuu
004h(1) FSR0L Indirect Data Memory Address 0 Low Pointer 0000 0000 uuuu uuuu
005h(1) FSR0H Indirect Data Memory Address 0 High Pointer 0000 0000 0000 0000
008h(1) BSR — — — BSR4 BSR3 BSR2 BSR1 BSR0 ---0 0000 ---0 0000
009h(1) WREG Working Register 0000 0000 uuuu uuuu
00Ah(1) PCLATH — Write Buffer for the upper 7 bits of the Program Counter -000 0000 -000 0000
00Bh(1) INTCON GIE PEIE TMR0IE INTE IOCE TMR0IF INTF IOCF 0000 000x 0000 000u
00Ch PORTA RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0 xxxx xxxx xxxx xxxx
00Dh PORTB RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 xxxx xxxx xxxx xxxx
00Eh — Unimplemented — —
00Fh — Unimplemented — —
010h — Unimplemented — —
011h PIR1 TMR1GIF ADIF RCIF TXIF SSP1IF CCP1IF TMR2IF TMR1IF 0000 0000 0000 0000
012h PIR2 OSFIF C2IF C1IF EEIF BCL1IF — — CCP2IF 0000 0--0 0000 0--0
013h PIR3 — — CCP4IF CCP3IF TMR6IF — TMR4IF — --00 0-0- --00 0-0-
014h PIR4 — — — — — — BCL2IF SSP2IF ---- --00 ---- --00
015h TMR0 Timer0 Module Register xxxx xxxx uuuu uuuu
016h TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx xxxx uuuu uuuu
017h TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register xxxx xxxx uuuu uuuu
018h T1CON TMR1CS<1:0> T1CKPS<1:0> T1OSCEN T1SYNC — TMR1ON 0000 00-0 uuuu uu-u
019h T1GCON TMR1GE T1GPOL T1GTM T1GSPM T1GGO/ T1GVAL T1GSS<1:0> 0000 0x00 uuuu uxuu
DONE
01Ah TMR2 Timer2 Module Register 0000 0000 0000 0000
01Bh PR2 Timer2 Period Register 1111 1111 1111 1111
01Ch T2CON — T2OUTPS<3:0> TMR2ON T2CKPS<1:0> -000 0000 -000 0000
01Dh — Unimplemented — —
01Eh CPSCON0 CPSON CPSRM — — CPSRNG<1:0> CPSOUT T0XCS 00-- 0000 00-- 0000
01Fh CPSCON1 — — — — CPSCH<3:0> ---- 0000 ---- 0000
Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved.
Shaded locations are unimplemented, read as ‘0’.
Note 1: These registers can be addressed from any bank.
2: Unimplemented, read as ‘1’.

PIC16(L)F1847
TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)
Value on
Value on
POR, BOR
Resets
Bank 1
088h(1) BSR — — — BSR<4:0> ---0 0000 ---0 0000
08Ch TRISA TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 1111 1111 1111 1111
08Dh TRISB TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0 1111 1111 1111 1111
091h PIE1 TMR1GIE ADIE RCIE TXIE SSP1IE CCP1IE TMR2IE TMR1IE 0000 0000 0000 0000
092h PIE2 OSFIE C2IE C1IE EEIE BCL1IE — — CCP2IE 0000 0--0 0000 0--0
093h PIE3 — — CCP4IE CCP3IE TMR6IE — TMR4IE — --00 0-0- --00 0-0-
094h PIE4 — — — — — — BCL2IE SSP2IE ---- --00 ---- --00
095h OPTION_REG WPUEN INTEDG TMR0CS TMR0SE PSA PS<2:0> 1111 1111 1111 1111
096h PCON STKOVF STKUNF — — RMCLR RI POR BOR 00-- 11qq qq-- qquu
097h WDTCON — — WDTPS<4:0> SWDTEN --01 0110 --01 0110
098h OSCTUNE — — TUN<5:0> --00 0000 --00 0000
099h OSCCON SPLLEN IRCF<3:0> — SCS<1:0> 0011 1-00 0011 1-00
09Ah OSCSTAT T1OSCR PLLR OSTS HFIOFR HFIOFL MFIOFR LFIOFR HFIOFS 10q0 0q00 qqqq qq0q
09Bh ADRESL ADC Result Register Low xxxx xxxx uuuu uuuu
09Ch ADRESH ADC Result Register High xxxx xxxx uuuu uuuu
09Dh ADCON0 — CHS<4:0> GO/DONE ADON -000 0000 -000 0000
09Eh ADCON1 ADFM ADCS<2:0> — ADNREF ADPREF<1:0> 0000 -000 0000 -000

PIC16(L)F1847
Value on
Value on
POR, BOR
Resets
Bank 2
108h(1) BSR — — — BSR<4:0> ---0 0000 ---0 0000
10Ch LATA LATA7 LATA6 — LATA4 LATA3 LATA2 LATA1 LATA0 xx-x xxxx uu-u uuuu
10Dh LATB LATB7 LATB6 LATB5 LATB4 LATB3 LATB2 LATB1 LATB0 xxxx xxxx uuuu uuuu
111h CM1CON0 C1ON C1OUT C1OE C1POL — C1SP C1HYS C1SYNC 0000 -100 0000 -100
112h CM1CON1 C1INTP C1INTN C1PCH<1:0> — — C1NCH<1:0> 0000 --00 0000 --00
113h CM2CON0 C2ON C2OUT C2OE C2POL — C2SP C2HYS C2SYNC 0000 -100 0000 -100
114h CM2CON1 C2INTP C2INTN C2PCH<1:0> — — C2NCH<1:0> 0000 --00 0000 --00
115h CMOUT — — — — — — MC2OUT MC1OUT ---- --00 ---- --00
116h BORCON SBOREN — — — — — — BORRDY 1--- ---q u--- ---u
117h FVRCON FVREN FVRRDY TSEN TSRNG CDAFVR<1:0> ADFVR<1:0> 0qrr 0000 0qrr 0000
118h DACCON0 DACEN DACLPS DACOE — DACPSS<1:0> — DACNSS 000- 00-0 000- 00-0
119h DACCON1 — — — DACR<4:0> ---0 0000 ---0 0000
11Ah SRCON0 SRLEN SRCLK<2:0> SRQEN SRNQEN SRPS SRPR 0000 0000 0000 0000
11Bh SRCON1 SRSPE SRSCKE SRSC2E SRSC1E SRRPE SRRCKE SRRC2E SRRC1E 0000 0000 0000 0000
11Ch — Unimplemented — —
11Dh APFCON0 RXDTSEL SDO1SEL SS1SEL P2BSEL CCP2SEL P1DSEL P1CSEL CCP1SEL 0000 0000 0000 0000
11Eh APFCON1 — — — — — — — TXCKSEL ---- ---0 ---- ---0

PIC16(L)F1847
Value on
Value on
POR, BOR
Resets
Bank 3
188h(1) BSR — — — BSR<4:0> ---0 0000 ---0 0000
18Ch ANSELA — — — ANSA4 ANSA3 ANSA2 ANSA1 ANSA0 ---1 1111 ---1 1111
18Dh ANSELB ANSB7 ANSB6 ANSB5 ANSB4 ANSB3 ANSB2 ANSB1 — 1111 111- 1111 111-
191h EEADRL EEPROM / Program Memory Address Register Low Byte 0000 0000 0000 0000
192h EEADRH —(2) EEPROM / Program Memory Address Register High Byte 1000 0000 1000 0000
193h EEDATL EEPROM / Program Memory Read Data Register Low Byte xxxx xxxx uuuu uuuu
194h EEDATH — — EEPROM / Program Memory Read Data Register High Byte --xx xxxx --uu uuuu
195h EECON1 EEPGD CFGS LWLO FREE WRERR WREN WR RD 0000 x000 0000 q000
196h EECON2 EEPROM control register 2 0000 0000 0000 0000
199h RCREG USART Receive Data Register 0000 0000 0000 0000
19Ah TXREG USART Transmit Data Register 0000 0000 0000 0000
19Bh SPBRGL Baud Rate Generator Data Register Low 0000 0000 0000 0000
19Ch SPBRGH Baud Rate Generator Data Register High 0000 0000 0000 0000
19Dh RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 0000 000x 0000 000x
19Eh TXSTA CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D 0000 0010 0000 0010
19Fh BAUDCON ABDOVF RCIDL — SCKP BRG16 — WUE ABDEN 01-0 0-00 01-0 0-00

PIC16(L)F1847
Value on
Value on
POR, BOR
Resets
Bank 4
208h(1) BSR — — — BSR<4:0> ---0 0000 ---0 0000
20Ch WPUA — — WPUA5 — — — — — --1- ---- --1- ----
20Dh WPUB WPUB7 WPUB6 WPUB5 WPUB4 WPUB3 WPUB2 WPUB1 WPUB0 1111 1111 1111 1111
211h SSP1BUF Synchronous Serial Port Receive Buffer/Transmit Register xxxx xxxx uuuu uuuu
212h SSP1ADD Synchronous Serial Port (I2C mode) Address Register 0000 0000 0000 0000
213h SSP1MSK Synchronous Serial Port (I2C mode) Address Mask Register 1111 1111 1111 1111
214h SSP1STAT SMP CKE D/A P S R/W UA BF 0000 0000 0000 0000
215h SSP1CON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 0000 0000 0000 0000
216h SSP1CON2 GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN 0000 0000 0000 0000
217h SSP1CON3 ACKTIM PCIE SCIE BOEN SDAHT SBCDE AHEN DHEN 0000 0000 0000 0000
219h SSP2BUF Synchronous Serial Port Receive Buffer/Transmit Register xxxx xxxx uuuu uuuu
21Ah SSP2ADD Synchronous Serial Port (I2C mode) Address Register 0000 0000 0000 0000
21Bh SSP2MSK Synchronous Serial Port (I2C mode) Address Mask Register 1111 1111 1111 1111
21Ch SSP2STAT SMP CKE D/A P S R/W UA BF 0000 0000 0000 0000
21Dh SSP2CON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 0000 0000 0000 0000
21Eh SSP2CON2 GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN 0000 0000 0000 0000
21Fh SSP2CON3 ACKTIM PCIE SCIE BOEN SDAHT SBCDE AHEN DHEN 0000 0000 0000 0000

PIC16(L)F1847
Value on
Value on
POR, BOR
Resets
Bank 5
288h(1) BSR — — — BSR<4:0> ---0 0000 ---0 0000
291h CCPR1L Capture/Compare/PWM Register 1 (LSB) xxxx xxxx uuuu uuuu
292h CCPR1H Capture/Compare/PWM Register 1 (MSB) xxxx xxxx uuuu uuuu
293h CCP1CON P1M<1:0> DC1B<1:0> CCP1M<3:0> 0000 0000 0000 0000
294h PWM1CON P1RSEN P1DC<6:0> 0000 0000 0000 0000
295h CCP1AS CCP1ASE CCP1AS<2:0> PSS1AC<1:0> PSS1BD<1:0> 0000 0000 0000 0000
296h PSTR1CON — — — STR1SYNC STR1D STR1C STR1B STR1A ---0 0001 ---0 0001
29Ah CCP2CON P2M<1:0> DC2B<1:0> CCP2M<3:0> 0000 0000 0000 0000
29Bh PWM2CON P2RSEN P2DC<6:0> 0000 0000 0000 0000
29Ch CCP2AS CCP2ASE CCP2AS<2:0> PSS2AC<1:0> PSS2BD<1:0> 0000 0000 0000 0000
29Dh PSTR2CON — — — STR2SYNC STR2D STR2C STR2B STR2A ---0 0001 ---0 0001
29Eh CCPTMRS C4TSEL<1:0> C3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0> 0000 0000 0000 0000

PIC16(L)F1847
Value on
Value on
POR, BOR
Resets
Bank 6
308h(1) BSR — — — BSR<4:0> ---0 0000 ---0 0000
313h CCP3CON — — DC3B<1:0> CCP3M<3:0> --00 0000 --00 0000
31Ah CCP4CON — — DC4B<1:0> CCP4M<3:0> --00 0000 --00 0000
31Bh — Unimplemented — —

PIC16(L)F1847
Value on
Value on
POR, BOR
Resets
Bank 7
388h(1) BSR — — — BSR<4:0> ---0 0000 ---0 0000
394h IOCBP IOCBP<7:0> 0000 0000 0000 0000
395h IOCBN IOCBN<7:0> 0000 0000 0000 0000
396h IOCBF IOCBF<7:0> 0000 0000 0000 0000
39Ah CLKRCON CLKREN CLKROE CLKRSLR CLKRDC<1:0> CLKRDIV<2:0> 0011 0000 0011 0000
39Ch MDCON MDEN MDOE MDSLR MDOPOL — — — MDBIT 0010 ---0 0010 ---0
39Dh MDSRC MDMSODIS — — — MDMS<3:0> x--- xxxx u--- uuuu
39Eh MDCARL MDCLODIS MDCLPOL MDCLSYNC — MDCL<3:0> xxx- xxxx uuu- uuuu
39Fh MDCARH MDCHODIS MDCHPOL MDCHSYNC — MDCH<3:0> xxx- xxxx uuu- uuuu

PIC16(L)F1847
Value on
Value on
POR, BOR
Resets
Bank 8
408h(1) BSR — — — BSR<4:0> ---0 0000 ---0 0000
415h TMR4 Timer4 Module Register 0000 0000 0000 0000
416h PR4 Timer4 Period Register 1111 1111 1111 1111
417h T4CON — T4OUTPS<3:0> TMR4ON T4CKPS<1:0> -000 0000 -000 0000
41Ah — Unimplemented — —
41Ch TMR6 Timer6 Module Register 0000 0000 0000 0000
41Dh PR6 Timer6 Period Register 1111 1111 1111 1111
41Eh T6CON — T6OUTPS<3:0> TMR6ON T6CKPS<1:0> -000 0000 -000 0000

PIC16(L)F1847
Value on
Value on
POR, BOR
Resets
Banks 9-30
x00h/ INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory xxxx xxxx xxxx xxxx
x80h(1) (not a physical register)
x00h/ INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory xxxx xxxx xxxx xxxx
x81h(1) (not a physical register)
x02h/ PCL Program Counter (PC) Least Significant Byte 0000 0000 0000 0000
x82h(1)
x03h/ STATUS — — — TO PD Z DC C ---1 1000 ---q quuu
x83h(1)
x04h/ FSR0L Indirect Data Memory Address 0 Low Pointer 0000 0000 uuuu uuuu
x84h(1)
x05h/ FSR0H Indirect Data Memory Address 0 High Pointer 0000 0000 0000 0000
x85h(1)
x06h/ FSR1L Indirect Data Memory Address 1 Low Pointer 0000 0000 uuuu uuuu
x86h(1)
x07h/ FSR1H Indirect Data Memory Address 1 High Pointer 0000 0000 0000 0000
x87h(1)
x08h/ BSR — — — BSR<4:0> ---0 0000 ---0 0000
x88h(1)
x09h/ WREG Working Register 0000 0000 uuuu uuuu
x89h(1)
x0Ah/ PCLATH — Write Buffer for the upper 7 bits of the Program Counter -000 0000 -000 0000
x8Ah(2)
x0Bh/ INTCON GIE PEIE TMR0IE INTE IOCE TMR0IF INTF IOCF 0000 000x 0000 000u
x8Bh(1)
x0Ch/ — Unimplemented — —
x8Ch
—
x1Fh/
x9Fh

PIC16(L)F1847
Value on
Value on
POR, BOR
Resets
Bank 31
F80h(1) INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory xxxx xxxx xxxx xxxx
F81h(1) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory xxxx xxxx xxxx xxxx
F82h(1) PCL Program Counter (PC) Least Significant Byte 0000 0000 0000 0000
F83h(1) STATUS — — — TO PD Z DC C ---1 1000 ---q quuu
F84h(1) FSR0L Indirect Data Memory Address 0 Low Pointer 0000 0000 uuuu uuuu
F85h(1) FSR0H Indirect Data Memory Address 0 High Pointer 0000 0000 0000 0000
F86h(1) FSR1L Indirect Data Memory Address 1 Low Pointer 0000 0000 uuuu uuuu
F87h(1) FSR1H Indirect Data Memory Address 1 High Pointer 0000 0000 0000 0000
F88h(1) BSR — — — BSR<4:0> ---0 0000 ---0 0000
F89h(1) WREG Working Register 0000 0000 uuuu uuuu
F8Ah(1) PCLATH — Write Buffer for the upper 7 bits of the Program Counter -000 0000 -000 0000
F8Bh(1) INTCON GIE PEIE TMR0IE INTE IOCE TMR0IF INTF IOCF 0000 000x 0000 000u
F8Ch — Unimplemented — —
—
FE3h
FE4h STATUS_ — — — — — Z_SHAD DC_SHAD C_SHAD ---- -xxx ---- -uuu
SHAD
FE5h WREG_ Working Register Shadow 0000 0000 uuuu uuuu
SHAD
FE6h BSR_ — — — Bank Select Register Shadow ---x xxxx ---u uuuu
SHAD
FE7h PCLATH_ — Program Counter Latch High Register Shadow -xxx xxxx uuuu uuuu
SHAD
FE8h FSR0L_ Indirect Data Memory Address 0 Low Pointer Shadow xxxx xxxx uuuu uuuu
SHAD
FE9h FSR0H_ Indirect Data Memory Address 0 High Pointer Shadow xxxx xxxx uuuu uuuu
SHAD
FEAh FSR1L_ Indirect Data Memory Address 1 Low Pointer Shadow xxxx xxxx uuuu uuuu
SHAD
FEBh FSR1H_ Indirect Data Memory Address 1 High Pointer Shadow xxxx xxxx uuuu uuuu
SHAD
FECh — Unimplemented — —
FEDh STKPTR — — — Current Stack pointer ---1 1111 ---1 1111
FEEh TOSL Top-of-Stack Low byte xxxx xxxx uuuu uuuu
FEFh TOSH — Top-of-Stack High byte -xxx xxxx -uuu uuuu

PIC16(L)F1847
3.4 PCL and PCLATH 3.4.3 COMPUTED FUNCTION CALLS
The Program Counter (PC) is 15 bits wide. The low byte A computed function CALL allows programs to maintain
comes from the PCL register, which is a readable and tables of functions and provide another way to execute
writable register. The high byte (PC<14:8>) is not directly state machines or look-up tables. When performing a
readable or writable and comes from PCLATH. On any table read using a computed function CALL, care
Reset, the PC is cleared. Figure 3-3 shows the five should be exercised if the table location crosses a PCL
situations for the loading of the PC. memory boundary (each 256-byte block).
If using the CALL instruction, the PCH<2:0> and PCL
FIGURE 3-3: LOADING OF PC IN registers are loaded with the operand of the CALL
DIFFERENT SITUATIONS instruction. PCH<6:3> is loaded with PCLATH<6:3>.
The CALLW instruction enables computed calls by
14 PCH PCL 0 Instruction with
PC PCL as combining PCLATH and W to form the destination
Destination
address. A computed CALLW is accomplished by
6 7 0 8 loading the W register with the desired address and
PCLATH ALU Result executing CALLW. The PCL register is loaded with the
value of W and PCH is loaded with PCLATH.
14 PCH PCL 0
PC GOTO, CALL 3.4.4 BRANCHING
The branching instructions add an offset to the PC.
6 4 0 11
This allows relocatable code and code that crosses
PCLATH OPCODE <10:0>
page boundaries. There are two forms of branching,
14 PCH PCL 0 BRW and BRA. The PC will have incremented to fetch
PC CALLW the next instruction in both cases. When using either
branching instruction, a PCL memory boundary may be
6 7 0 8
crossed.
PCLATH W
If using BRW, load the W register with the desired
14 PCH PCL 0 unsigned address and execute BRW. The entire PC will
PC BRW be loaded with the address PC + 1 + W.
If using BRA, the entire PC will be loaded with PC + 1 +,
15
PC + W the signed value of the operand of the BRA instruction.
14 PCH PCL 0
PC BRA
15
PC + OPCODE <8:0>
3.4.1 MODIFYING PCL

Executing any instruction with the PCL register as the
destination simultaneously causes the Program
Counter PC<14:8> bits (PCH) to be replaced by the
contents of the PCLATH register. This allows the entire
contents of the program counter to be changed by
writing the desired upper seven bits to the PCLATH
register. When the lower eight bits are written to the
PCL register, all 15 bits of the program counter will
change to the values contained in the PCLATH register
and those being written to the PCL register.
3.4.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to
the program counter (ADDWF PCL). When performing a
table read using a computed GOTO method, care should
be exercised if the table location crosses a PCL memory
boundary (each 256-byte block). Refer to the Application
Note AN556, “Implementing a Table Read” (DS00556).

PIC16(L)F1847
3.5 Stack 3.5.1 ACCESSING THE STACK
All devices have a 16-level x 15-bit wide hardware The stack is available through the TOSH, TOSL and
stack (refer to Figures 3-4 through 3-7). The stack STKPTR registers. STKPTR is the current value of the
space is not part of either program or data space. The Stack Pointer. TOSH:TOSL register pair points to the
PC is PUSHed onto the stack when CALL or CALLW TOP of the stack. Both registers are read/writable. TOS
instructions are executed or an interrupt causes a is split into TOSH and TOSL due to the 15-bit size of the
branch. The stack is POPed in the event of a RETURN, PC. To access the stack, adjust the value of STKPTR,
RETLW or a RETFIE instruction execution. PCLATH is which will position TOSH:TOSL, then read/write to
not affected by a PUSH or POP operation. TOSH:TOSL. STKPTR is five bits to allow detection of
overflow and underflow.
The stack operates as a circular buffer if the STVREN
bit = 0 (Configuration Words). This means that after the Note: Care should be taken when modifying the
stack has been PUSHed 16 times, the 17th PUSH STKPTR while interrupts are enabled.
overwrites the value that was stored from the first
During normal program operation, CALL, CALLW and
PUSH. The 18th PUSH overwrites the second PUSH
Interrupts will increment STKPTR while RETLW,
(and so on). The STKOVF and STKUNF flag bits will be
RETURN, and RETFIE will decrement STKPTR. At any
set on an Overflow/Underflow, regardless of whether
time STKPTR can be inspected to see how much stack
the Reset is enabled.
is left. The STKPTR always points at the currently used
Note 1: There are no instructions/mnemonics place on the stack. Therefore, a CALL or CALLW will
called PUSH or POP. These are actions increment the STKPTR and then write the PC, and a
that occur from the execution of the return will unload the PC and then decrement STKPTR.
CALL, CALLW, RETURN, RETLW and Reference Figure 3-4 through Figure 3-7 for examples
RETFIE instructions or the vectoring to of accessing the stack.
an interrupt address.
FIGURE 3-4: ACCESSING THE STACK EXAMPLE 1
Stack Reset Disabled

TOSH:TOSL 0x0F STKPTR = 0x1F
(STVREN = 0)
0x0E
0x0D
0x0C
0x0B
0x0A
0x09 Initial Stack Configuration:
0x08 After Reset, the stack is empty. The

empty stack is initialized so the Stack
0x07 Pointer is pointing at 0x1F. If the Stack
0x06 Overflow/Underflow Reset is enabled, the
TOSH/TOSL registers will return ‘0’. If
0x05 the Stack Overflow/Underflow Reset is
disabled, the TOSH/TOSL registers will
0x04 return the contents of stack address 0x0F.
0x03
0x02
0x01
0x00
Stack Reset Enabled
TOSH:TOSL 0x1F 0x0000 STKPTR = 0x1F (STVREN = 1)

PIC16(L)F1847
0x0F
0x0E
0x0D
0x0C
0x0B
0x0A
This figure shows the stack configuration
0x09 after the first CALL or a single interrupt.
If a RETURN instruction is executed, the
0x08 return address will be placed in the
0x07 Program Counter and the Stack Pointer
decremented to the empty state (0x1F).
0x06
0x05
0x04
0x03
0x02
0x01
0x00 Return Address STKPTR = 0x00

TOSH:TOSL
0x0F
0x0E
0x0D
0x0C After seven CALLs, or six CALLs and an

interrupt, the stack looks like the figure
0x0B on the left. A series of RETURN instructions
0x0A will repeatedly place the return addresses
into the Program Counter and pop the stack.
0x09
0x08
0x07
TOSH:TOSL 0x06 Return Address STKPTR = 0x06
0x05 Return Address

0x04 Return Address
0x03 Return Address
0x02 Return Address
0x01 Return Address
0x00 Return Address

PIC16(L)F1847
0x0F Return Address

0x0E Return Address
0x0D Return Address
0x0C Return Address
0x0B Return Address

0x0A Return Address When the stack is full, the next CALL or
0x09 Return Address interrupt will set the Stack Pointer to
0x10. This is identical to address 0x00
0x08 Return Address so the stack will wrap and overwrite the
return address at 0x00. If the Stack
0x07 Return Address Overflow/Underflow Reset is enabled, a
0x06 Return Address Reset will occur and location 0x00 will
not be overwritten.
0x05 Return Address
0x04 Return Address
0x03 Return Address
0x02 Return Address
0x01 Return Address
TOSH:TOSL 0x00 Return Address STKPTR = 0x10
3.5.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Words is set to ‘1’,
the device will be reset if the stack is PUSHed beyond
the 16th level or POPed beyond the first level, setting
the appropriate bits (STKOVF or STKUNF,
respectively) in the PCON register.
3.6 Indirect Addressing

The INDFn registers are not physical registers. Any
instruction that accesses an INDFn register actually
accesses the register at the address specified by the
File Select Registers (FSR). If the FSRn address
specifies one of the two INDFn registers, the read will
return ‘0’ and the write will not occur (though Status bits
may be affected). The FSRn register value is created
by the pair FSRnH and FSRnL.
The FSR registers form a 16-bit address that allows an
addressing space with 65536 locations. These locations
are divided into three memory regions:
• Traditional Data Memory
• Linear Data Memory
• Program Flash Memory

PIC16(L)F1847
FIGURE 3-8: INDIRECT ADDRESSING
0x0000 0x0000
Traditional
Data Memory
0x0FFF 0x0FFF
0x1000
Reserved
0x1FFF
0x2000
Linear
Data Memory
0x29AF
0x29B0
FSR Reserved
0x7FFF
Address
Range 0x8000 0x0000
Program
Flash Memory
0xFFFF 0x7FFF
Note: Not all memory regions are completely implemented. Consult device memory tables for memory limits.

PIC16(L)F1847
3.6.1 TRADITIONAL DATA MEMORY
The traditional data memory is a region from FSR
address 0x000 to FSR address 0x1FFF. The
addresses correspond to the absolute addresses of all
SFR, GPR and common registers.
FIGURE 3-9: TRADITIONAL DATA MEMORY MAP
Direct Addressing Indirect Addressing
4 BSR 0 6 From Opcode 0 7 FSRxH 0 7 FSRxL 0

0 0 0 0
Bank Select Location Select Bank Select Location Select

0000 0001 0010 1111
0x00
0x7F
Bank 0 Bank 1 Bank 2 Bank 31

PIC16(L)F1847
3.6.2 LINEAR DATA MEMORY 3.6.3 PROGRAM FLASH MEMORY
The linear data memory is the region from FSR To make constant data access easier, the entire
address 0x2000 to FSR address 0x29AF. This region is program Flash memory is mapped to the upper half of
a virtual region that points back to the 80-byte blocks of the FSR address space. When the MSB of FSRnH is
GPR memory in all the banks. set, the lower 15 bits are the address in program
Unimplemented memory reads as 0x00. Use of the memory which will be accessed through INDF. Only the
linear data memory region allows buffers to be larger lower eight bits of each memory location is accessible
than 80 bytes because incrementing the FSR beyond via INDF. Writing to the program Flash memory cannot
one bank will go directly to the GPR memory of the next be accomplished via the FSR/INDF interface. All
bank. instructions that access program Flash memory via the
FSR/INDF interface will require one additional
The 16 bytes of common memory are not included in instruction cycle to complete.
the linear data memory region.
FIGURE 3-11: PROGRAM FLASH
FIGURE 3-10: LINEAR DATA MEMORY MEMORY MAP
MAP
7 FSRnH 0 7 FSRnL 0
7 FSRnH 0 7 FSRnL 0 1
0 0 1
Location Select 0x8000 0x0000
Location Select 0x2000 0x020
Bank 0
0x06F
0x0A0
Bank 1
Program
0x0EF Flash
0x120 Memory
Bank 2 (low eight
bits)
0x16F
0xF20
Bank 30 0x7FFF
0xFFFF
0x29AF 0xF6F

PIC16(L)F1847
4.0 DEVICE CONFIGURATION
Device Configuration consists of Configuration Word 1
and Configuration Word 2, Code Protection and Device
ID.
4.1 Configuration Words

There are several Configuration Word bits that allow
different oscillator and memory protection options.
These are implemented as Configuration Word 1 at
8007h and Configuration Word 2 at 8008h.
Note: The DEBUG bit in Configuration Word is
managed automatically by device
development tools including debuggers
and programmers. For normal device
operation, this bit should be maintained as
a ‘1’.

PIC16(L)F1847
4.2 Register Definitions: Configuration Words
REGISTER 4-1: CONFIG1: CONFIGURATION WORD 1

R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1
FCMEN IESO CLKOUTEN BOREN<1:0> CPD
bit 13 bit 8
R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1

CP MCLRE PWRTE WDTE<1:0> FOSC<2:0>
bit 7 bit 0
Legend:
R = Readable bit P = Programmable bit U = Unimplemented bit, read as ‘1’
‘0’ = Bit is cleared ‘1’ = Bit is set -n = Value when blank or after Bulk Erase
bit 13 FCMEN: Fail-Safe Clock Monitor Enable bit

1 = Fail-Safe Clock Monitor and internal/external switchover are both enabled.
0 = Fail-Safe Clock Monitor is disabled
bit 12 IESO: Internal External Switchover bit
1 = Internal/External Switchover mode is enabled
0 = Internal/External Switchover mode is disabled
bit 11 CLKOUTEN: Clock Out Enable bit
If FOSC configuration bits are set to LP, XT, HS modes:
This bit is ignored, CLKOUT function is disabled. Oscillator function on the CLKOUT pin.
All other FOSC modes:
1 = CLKOUT function is disabled. I/O function on the CLKOUT pin.
0 = CLKOUT function is enabled on the CLKOUT pin
bit 10-9 BOREN<1:0>: Brown-out Reset Enable bits
11 = BOR enabled
10 = BOR enabled during operation and disabled in Sleep
01 = BOR controlled by SBOREN bit of the BORCON register
00 = BOR disabled
bit 8 CPD: Data Code Protection bit(1)
1 = Data memory code protection is disabled
0 = Data memory code protection is enabled
bit 7 CP: Code Protection bit
1 = Program memory code protection is disabled
0 = Program memory code protection is enabled
bit 6 MCLRE: MCLR/VPP Pin Function Select bit
If LVP bit = 1:
This bit is ignored.
If LVP bit = 0:
1 = MCLR/VPP pin function is MCLR; Weak pull-up enabled.
0 = MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up under control of
WPUE3 bit.
bit 5 PWRTE: Power-up Timer Enable bit
1 = PWRT disabled
0 = PWRT enabled
bit 4-3 WDTE<1:0>: Watchdog Timer Enable bit
11 = WDT enabled
10 = WDT enabled while running and disabled in Sleep
01 = WDT controlled by the SWDTEN bit in the WDTCON register
00 = WDT disabled

PIC16(L)F1847
REGISTER 4-1: CONFIG1: CONFIGURATION WORD 1 (CONTINUED)
bit 2-0 FOSC<2:0>: Oscillator Selection bits
111 = ECH: External Clock, High-Power mode (4-20 MHz): device clock supplied to CLKIN pin
110 = ECM: External Clock, Medium-Power mode (0.5-4 MHz): device clock supplied to CLKIN pin
101 = ECL: External Clock, Low-Power mode (0-0.5 MHz): device clock supplied to CLKIN pin
100 = INTOSC oscillator: I/O function on CLKIN pin
011 = EXTRC oscillator: External RC circuit connected to CLKIN pin
010 = HS oscillator: High-speed crystal/resonator connected between OSC1 and OSC2 pins
001 = XT oscillator: Crystal/resonator connected between OSC1 and OSC2 pins
000 = LP oscillator: Low-power crystal connected between OSC1 and OSC2 pins
Note 1: The entire data EEPROM will be erased when the code protection is turned off during an erase. Once the
Data Code Protection bit is enabled, (CPD = 0), the Bulk Erase Program Memory Command (through
ICSP) can disable the Data Code Protection (CPD =1). When a Bulk Erase Program Memory Command
is executed, the entire program Flash memory, data EEPROM and configuration memory will be erased.

PIC16(L)F1847
REGISTER 4-2: CONFIG2: CONFIGURATION WORD 2

R/P-1 R/P-1 U-1 R/P-1 R/P-1 R/P-1
LVP DEBUG — BORV STVREN PLLEN
bit 13 bit 8
U-1 U-1 U-1 R-1 U-1 U-1 R/P-1 R/P-1

— — — Reserved — — WRT<1:0>
bit 7 bit 0
Legend:
R = Readable bit P = Programmable bit U = Unimplemented bit, read as ‘1’
‘0’ = Bit is cleared ‘1’ = Bit is set -n = Value when blank or after Bulk Erase
bit 13 LVP: Low-Voltage Programming Enable bit(1)

1 = Low-voltage programming enabled
0 = High-voltage on MCLR must be used for programming
bit 12 DEBUG: In-Circuit Debugger Mode bit(2)
1 = In-Circuit Debugger disabled, ICSPCLK and ICSPDAT are general purpose I/O pins
0 = In-Circuit Debugger enabled, ICSPCLK and ICSPDAT are dedicated to the debugger
bit 11 Unimplemented: Read as ‘1’
bit 10 BORV: Brown-out Reset Voltage Selection bit(3)
1 = Brown-out Reset voltage (Vbor), low trip point selected.
0 = Brown-out Reset voltage (Vbor), high trip point selected.
bit 9 STVREN: Stack Overflow/Underflow Reset Enable bit
1 = Stack Overflow or Underflow will cause a Reset
0 = Stack Overflow or Underflow will not cause a Reset
bit 8 PLLEN: PLL Enable bit
1 = 4xPLL enabled
0 = 4xPLL disabled
bit 4 Reserved: This location should be programmed to a ‘1’.
bit 1-0 WRT<1:0>: Flash Memory Self-Write Protection bits
11 = Write protection off
10 = 000h to 1FFh write-protected, 200h to 1FFFh may be modified by EECON control
01 = 000h to FFFh write-protected, 1000h to 1FFFh may be modified by EECON control
00 = 000h to 1FFFh write-protected, no addresses may be modified by EECON control
Note 1: The LVP bit cannot be programmed to ‘0’ when Programming mode is entered via LVP.
2: The DEBUG bit in Configuration Words is managed automatically by device development tools including
debuggers and programmers. For normal device operation, this bit should be maintained as a ‘1’.
3: See Vbor parameter for specific trip point voltages.

PIC16(L)F1847
4.3 Code Protection
Code protection allows the device to be protected from
unauthorized access. Program memory protection and
data EEPROM protection are controlled independently.
Internal access to the program memory and data
EEPROM are unaffected by any code protection
setting.
4.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from
external reads and writes by the CP bit in Configuration
Words. When CP = 0, external reads and writes of
program memory are inhibited and a read will return all
‘0’s. The CPU can continue to read program memory,
regardless of the protection bit settings. Writing the
program memory is dependent upon the write
protection setting. See Section 4.4 “Write
Protection” for more information.
4.3.2 DATA EEPROM PROTECTION

The entire data EEPROM is protected from external
reads and writes by the CPD bit. When CPD = 0, exter-
nal reads and writes of data EEPROM are inhibited.
The CPU can continue to read and write data EEPROM
regardless of the protection bit settings.
4.4 Write Protection

Write protection allows the device to be protected from
unintended self-writes. Applications, such as boot-
loader software, can be protected while allowing other
regions of the program memory to be modified.
The WRT<1:0> bits in Configuration Words define the
size of the program memory block that is protected.
4.5 User ID
Four memory locations (8000h-8003h) are designated
as ID locations where the user can store checksum or
other code identification numbers. These locations are
readable and writable during normal execution. See
Section 11.5 “User ID, Device ID and Configuration
Word Access” for more information on accessing these
memory locations. For more information on checksum
calculation, see the “PIC16(L)F1847/PIC12(L)F1840
Memory Programming Specification” (DS41439).

PIC16(L)F1847
4.6 Device ID and Revision ID
The memory location 8006h is where the Device ID and
Revision ID are stored. The upper nine bits hold the
Device ID. The lower five bits hold the Revision ID. See
Section 11.5 “User ID, Device ID and Configuration
Word Access” for more information on accessing
these memory locations.
Development tools, such as device programmers and
debuggers, may be used to read the Device ID and
Revision ID.
4.7 Register Definitions: Device ID
REGISTER 4-3: DEVID: DEVICE ID REGISTER

R R R R R R
DEV<8:3>
bit 13 bit 8
R R R R R R R R
DEV<2:0> REV<4:0>
bit 7 bit 0
Legend:
R = Readable bit
‘1’ = Bit is set ‘0’ = Bit is cleared
bit 13-5 DEV<8:0>: Device ID bits
DEVID<13:0> Values
Device
DEV<8:0> REV<4:0>
PIC16F1847 01 0100 100 x xxxx
PIC16LF1826 01 0100 101 x xxxx
bit 4-0 REV<4:0>: Revision ID bits

These bits are used to identify the revision (see Table under DEV<8:0> above).

PIC16(L)F1847
5.0 OSCILLATOR MODULE (WITH The oscillator module can be configured in one of eight
clock modes.
FAIL-SAFE CLOCK MONITOR)
1. ECL – External Clock Low Power mode
5.1 Overview (0 MHz to 0.5 MHz)
2. ECM – External Clock Medium Power mode
The oscillator module has a wide variety of clock (0.5 MHz to 4 MHz)
sources and selection features that allow it to be used 3. ECH – External Clock High Power mode
in a wide range of applications while maximizing perfor- (4 MHz to 32 MHz)
mance and minimizing power consumption. Figure 5-1
4. LP – 32 kHz Low-Power Crystal mode.
illustrates a block diagram of the oscillator module.
5. XT – Medium Gain Crystal or Ceramic Resonator
Clock sources can be supplied from external oscillators, Oscillator mode (up to 4 MHz)
quartz crystal resonators, ceramic resonators and
6. HS – High Gain Crystal or Ceramic Resonator
Resistor-Capacitor (RC) circuits. In addition, the system
mode (4 MHz to 20 MHz)
clock source can be supplied from one of two internal
oscillators and PLL circuits, with a choice of speeds 7. RC – External Resistor-Capacitor (RC).
selectable via software. Additional clock features 8. INTOSC – Internal oscillator (31 kHz to 32 MHz).
include: Clock Source modes are selected by the FOSC<2:0>
• Selectable system clock source between external bits in the Configuration Words. The FOSC bits
or internal sources via software. determine the type of oscillator that will be used when
• Two-Speed Start-up mode, which minimizes the device is first powered.
latency between external oscillator start-up and The EC clock mode relies on an external logic level
code execution. signal as the device clock source. The LP, XT and HS
• Fail-Safe Clock Monitor (FSCM) designed to clock modes require an external crystal or resonator to
detect a failure of the external clock source (LP, be connected to the device. Each mode is optimized for
XT, HS, EC or RC modes) and switch a different frequency range. The RC clock mode
automatically to the internal oscillator. requires an external resistor and capacitor to set the
• Oscillator Start-up Timer (OST) ensures stability oscillator frequency.
of crystal oscillator sources The INTOSC internal oscillator block produces low,
medium, and high frequency clock sources, designated
LFINTOSC, MFINTOSC and HFINTOSC. (see Internal
Oscillator Block, Figure 5-1). A wide selection of device
clock frequencies may be derived from these three
clock sources.

PIC16(L)F1847
FIGURE 5-1: SIMPLIFIED PIC® MCU CLOCK SOURCE BLOCK DIAGRAM
External
Oscillator LP, XT, HS, RC, EC
OSC2
Sleep
4 x PLL Sleep
OSC1
Oscillator Timer1 FOSC<2:0> = 100 T1OSC CPU and
MUX
T1OSO Peripherals
T1OSCEN
Enable
T1OSI Oscillator IRCF<3:0>
Internal Oscillator
16 MHz
8 MHz
Internal
Oscillator 4 MHz
Block 2 MHz
Postscaler 1 MHz Clock
HFPLL Control
MUX
16 MHz 500 kHz
(HFINTOSC) 250 kHz
125 kHz FOSC<2:0> SCS<1:0>
500 kHz
Source 500 kHz 62.5 kHz
(MFINTOSC) 31.25 kHz Clock Source Option
31 kHz for other modules
31 kHz
Source
31 kHz (LFINTOSC) WDT, PWRT, Fail-Safe Clock Monitor

Two-Speed Start-up and other modules

PIC16(L)F1847
5.2 Clock Source Types The Oscillator Start-up Timer (OST) is disabled when
EC mode is selected. Therefore, there is no delay in
Clock sources can be classified as external or internal. operation after a Power-on Reset (POR) or wake-up
External clock sources rely on external circuitry for the from Sleep. Because the PIC® MCU design is fully
clock source to function. Examples are: oscillator static, stopping the external clock input will have the
modules (EC mode), quartz crystal resonators or effect of halting the device while leaving all data intact.
ceramic resonators (LP, XT and HS modes) and Upon restarting the external clock, the device will
Resistor-Capacitor (RC) mode circuits. resume operation as if no time had elapsed.
Internal clock sources are contained internally within
the oscillator module. The internal oscillator block has FIGURE 5-2: EXTERNAL CLOCK (EC)
two internal oscillators and a dedicated Phase-Locked MODE OPERATION
Loop (HFPLL) that are used to generate three internal
system clock sources: the 16 MHz High-Frequency OSC1/CLKIN
Clock from
Internal Oscillator (HFINTOSC), 500 kHz (MFINTOSC) Ext. System
and the 31 kHz Low-Frequency Internal Oscillator PIC® MCU
(LFINTOSC).
OSC2/CLKOUT
The system clock can be selected between external or FOSC/4 or I/O(1)
internal clock sources via the System Clock Select
(SCS) bits in the OSCCON register. See Section 5.3
Note 1: Output depends upon CLKOUTEN bit of the
“Clock Switching” for additional information. Configuration Words.
5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device 5.2.1.2 LP, XT, HS Modes
system clock by performing one of the following The LP, XT and HS modes support the use of quartz
actions: crystal resonators or ceramic resonators connected to
• Program the FOSC<2:0> bits in the Configuration OSC1 and OSC2 (Figure 5-3). The three modes select
Words to select an external clock source that will a low, medium or high gain setting of the internal
be used as the default system clock upon a inverter-amplifier to support various resonator types
device Reset. and speed.
• Write the SCS<1:0> bits in the OSCCON register LP Oscillator mode selects the lowest gain setting of the
to switch the system clock source to: internal inverter-amplifier. LP mode current consumption
- Timer1 Oscillator during run-time, or is the least of the three modes. This mode is designed to
drive only 32.768 kHz tuning-fork type crystals (watch
- An external clock source determined by the
crystals).
value of the FOSC bits.
XT Oscillator mode selects the intermediate gain
See Section 5.3 “Clock Switching”for more
setting of the internal inverter-amplifier. XT mode
information.
current consumption is the medium of the three modes.
5.2.1.1 EC Mode This mode is best suited to drive resonators with a
medium drive level specification.
The External Clock (EC) mode allows an externally
generated logic level signal to be the system clock HS Oscillator mode selects the highest gain setting of the
source. When operating in this mode, an external clock internal inverter-amplifier. HS mode current consumption
source is connected to the OSC1 input. is the highest of the three modes. This mode is best
OSC2/CLKOUT is available for general purpose I/O or suited for resonators that require a high drive setting.
CLKOUT. Figure 5-2 shows the pin connections for EC Figure 5-3 and Figure 5-4 show typical circuits for
mode. quartz crystal and ceramic resonators, respectively.
EC mode has three power modes to select from through
Configuration Word 1:
• High power, 4-32 MHz (FOSC = 111)
• Medium power, 0.5-4 MHz (FOSC = 110)
• Low power, 0-0.5 MHz (FOSC = 101)

PIC16(L)F1847
FIGURE 5-3: QUARTZ CRYSTAL FIGURE 5-4: CERAMIC RESONATOR
OPERATION (LP, XT OR OPERATION
HS MODE) (XT OR HS MODE)
PIC® MCU PIC® MCU
OSC1/CLKIN OSC1/CLKIN
C1 To Internal C1 To Internal
Logic Logic
Quartz
RF(2) Sleep RP(3)
Crystal RF(2) Sleep
C2 OSC2/CLKOUT
RS(1) OSC2/CLKOUT
C2 Ceramic RS(1)
Resonator
Note 1: A series resistor (RS) may be required for
quartz crystals with low drive level. Note 1: A series resistor (RS) may be required for
ceramic resonators with low drive level.
2: The value of RF varies with the Oscillator mode
selected (typically between 2 M to 10 M. 2: The value of RF varies with the Oscillator mode
selected (typically between 2 M to 10 M.
3: An additional parallel feedback resistor (RP)
Note 1: Quartz crystal characteristics vary may be required for proper ceramic resonator
according to type, package and operation.
manufacturer. The user should consult the
manufacturer data sheets for specifications
and recommended application. 5.2.1.3 Oscillator Start-up Timer (OST)
2: Always verify oscillator performance over If the oscillator module is configured for LP, XT or HS
the VDD and temperature range that is modes, the Oscillator Start-up Timer (OST) counts
expected for the application. 1024 oscillations from OSC1. This occurs following a
3: For oscillator design assistance, reference Power-on Reset (POR) and when the Power-up Timer
the following Microchip Applications Notes: (PWRT) has expired (if configured), or a wake-up from
Sleep. During this time, the program counter does not
• AN826, “Crystal Oscillator Basics and increment and program execution is suspended. The
Crystal Selection for rfPIC® and PIC® OST ensures that the oscillator circuit, using a quartz
Devices” (DS00826) crystal resonator or ceramic resonator, has started and
• AN849, “Basic PIC® Oscillator Design” is providing a stable system clock to the oscillator
(DS00849) module.
• AN943, “Practical PIC® Oscillator In order to minimize latency between external oscillator
Analysis and Design” (DS00943) start-up and code execution, the Two-Speed Clock
• AN949, “Making Your Oscillator Work” Start-up mode can be selected (see Section 5.4
(DS00949) “Two-Speed Clock Start-up Mode”).
5.2.1.4 4xPLL
The oscillator module contains a 4xPLL that can be
used with both external and internal clock sources to
provide a system clock source. The input frequency for
the 4xPLL must fall within specifications. See the PLL
Clock Timing Specifications in Section 30.0
“Electrical Specifications”
The 4xPLL may be enabled for use by one of two
methods:
1. Program the PLLEN bit in Configuration Words
to a ‘1’.
2. Write the SPLLEN bit in the OSCCON register to
a ‘1’. If the PLLEN bit in Configuration Words is
programmed to a ‘1’, then the value of SPLLEN
is ignored.

PIC16(L)F1847
5.2.1.5 TIMER1 Oscillator 5.2.1.6 External RC Mode
The Timer1 Oscillator is a separate crystal oscillator The external Resistor-Capacitor (RC) modes support
that is associated with the Timer1 peripheral. It is the use of an external RC circuit. This allows the
optimized for timekeeping operations with a 32.768 designer maximum flexibility in frequency choice while
kHz crystal connected between the T1OSO and T1OSI keeping costs to a minimum when clock accuracy is not
device pins. required.
The Timer1 Oscillator can be used as an alternate The RC circuit connects to OSC1. OSC2/CLKOUT is
system clock source and can be selected during available for general purpose I/O or CLKOUT. The
run-time using clock switching. Refer to Section 5.3 function of the OSC2/CLKOUT pin is determined by the
“Clock Switching” for more information. state of the CLKOUTEN bit in Configuration Words.
Figure 5-5 shows the external RC mode connections.
FIGURE 5-5: QUARTZ CRYSTAL
OPERATION (TIMER1 FIGURE 5-6: EXTERNAL RC MODES
OSCILLATOR)
VDD
PIC® MCU
PIC® MCU
REXT
T1OSI OSC1/CLKIN Internal
Clock
C1 To Internal CEXT
Logic
32.768 kHz VSS
Quartz
Crystal
OSC2/CLKOUT
FOSC/4 or I/O(1)
C2 T1OSO
Recommended values: 10 k  REXT  100 k, <3V

3 k  REXT  100 k, 3-5V
CEXT > 20 pF, 2-5V
Note 1: Quartz crystal characteristics vary
Note 1: Output depends upon CLKOUTEN bit of the
according to type, package and Configuration Words.
manufacturer. The user should consult the
manufacturer data sheets for specifications
and recommended application. The RC oscillator frequency is a function of the supply
voltage, the resistor (REXT) and capacitor (CEXT) values
2: Always verify oscillator performance over
and the operating temperature. Other factors affecting
the VDD and temperature range that is
the oscillator frequency are:
expected for the application.
• threshold voltage variation
3: For oscillator design assistance, reference • component tolerances
the following Microchip Applications Notes: • packaging variations in capacitance
• AN826, “Crystal Oscillator Basics and The user also needs to take into account variation due
Crystal Selection for rfPIC® and PIC® to tolerance of external RC components used.
Devices” (DS00826)
• AN849, “Basic PIC® Oscillator Design”
(DS00849)
• AN943, “Practical PIC® Oscillator
Analysis and Design” (DS00943)
• AN949, “Making Your Oscillator Work”
(DS00949)
• TB097, “Interfacing a Micro Crystal
MS1V-T1K 32.768 kHz Tuning Fork
Crystal to a PIC16F690/SS” (DS91097)
• AN1288, “Design Practices for
Low-Power External Oscillators”
(DS01288)

PIC16(L)F1847
5.2.2 INTERNAL CLOCK SOURCES 5.2.2.1 HFINTOSC
The device may be configured to use the internal The High-Frequency Internal Oscillator (HFINTOSC) is
oscillator block as the system clock by performing one a factory calibrated 16 MHz internal clock source. The
of the following actions: frequency of the HFINTOSC can be altered via
• Program the FOSC<2:0> bits in Configuration software using the OSCTUNE register (Register 5-3).
Words to select the INTOSC clock source, which The output of the HFINTOSC connects to a postscaler
will be used as the default system clock upon a and multiplexer (see Figure 5-1). One of nine
device Reset. frequencies derived from the HFINTOSC can be
• Write the SCS<1:0> bits in the OSCCON register selected via software using the IRCF<3:0> bits of the
to switch the system clock source to the internal OSCCON register. See Section 5.2.2.7 “Internal
oscillator during run-time. See Section 5.3 Oscillator Clock Switch Timing” for more information.
“Clock Switching”for more information. The HFINTOSC is enabled by:
In INTOSC mode, OSC1/CLKIN is available for general • Configure the IRCF<3:0> bits of the OSCCON
purpose I/O. OSC2/CLKOUT is available for general register for the desired HF frequency, and
purpose I/O or CLKOUT. • FOSC<2:0> = 100, or
The function of the OSC2/CLKOUT pin is determined • Set the System Clock Source (SCS) bits of the
by the state of the CLKOUTEN bit in Configuration OSCCON register to ‘1x’.
Words.
The High-Frequency Internal Oscillator Ready bit
The internal oscillator block has two independent (HFIOFR) of the OSCSTAT register indicates when the
oscillators and a dedicated Phase-Locked Loop, HFINTOSC is running and can be utilized.
HFPLL that can produce one of three internal system
The High-Frequency Internal Oscillator Status Locked
clock sources.
bit (HFIOFL) of the OSCSTAT register indicates when
1. The HFINTOSC (High-Frequency Internal the HFINTOSC is running within 2% of its final value.
Oscillator) is factory calibrated and operates at
The High-Frequency Internal Oscillator Status Stable
16 MHz. The HFINTOSC source is generated
bit (HFIOFS) of the OSCSTAT register indicates when
from the 500 kHz MFINTOSC source and the
the HFINTOSC is running within 0.5% of its final value.
dedicated Phase-Locked Loop, HFPLL. The
frequency of the HFINTOSC can be
5.2.2.2 MFINTOSC
user-adjusted via software using the OSCTUNE
register (Register 5-3). The Medium-Frequency Internal Oscillator
2. The MFINTOSC (Medium-Frequency Internal (MFINTOSC) is a factory calibrated 500 kHz internal
Oscillator) is factory calibrated and operates at clock source. The frequency of the MFINTOSC can be
500 kHz. The frequency of the MFINTOSC can altered via software using the OSCTUNE register
be user-adjusted via software using the (Register 5-3).
OSCTUNE register (Register 5-3). The output of the MFINTOSC connects to a postscaler
3. The LFINTOSC (Low-Frequency Internal and multiplexer (see Figure 5-1). One of nine
Oscillator) is uncalibrated and operates at frequencies derived from the MFINTOSC can be
31 kHz. selected via software using the IRCF<3:0> bits of the
OSCCON register. See Section 5.2.2.7 “Internal
Oscillator Clock Switch Timing” for more information.
The MFINTOSC is enabled by:
• Configure the IRCF<3:0> bits of the OSCCON
register for the desired HF frequency, and
• FOSC<2:0> = 100, or
• Set the System Clock Source (SCS) bits of the
OSCCON register to ‘1x’
The Medium-Frequency Internal Oscillator Ready bit
(MFIOFR) of the OSCSTAT register indicates when the
MFINTOSC is running and can be utilized.

PIC16(L)F1847
5.2.2.3 Internal Oscillator Frequency 5.2.2.5 Internal Oscillator Frequency
Adjustment Selection
The 500 kHz internal oscillator is factory calibrated. The system clock speed can be selected via software
This internal oscillator can be adjusted in software by using the Internal Oscillator Frequency Select bits
writing to the OSCTUNE register (Register 5-3). Since IRCF<3:0> of the OSCCON register.
the HFINTOSC and MFINTOSC clock sources are The output of the 16 MHz HFINTOSC and 31 kHz
derived from the 500 kHz internal oscillator a change in LFINTOSC connects to a postscaler and multiplexer
the OSCTUNE register value will apply to both. (see Figure 5-1). The Internal Oscillator Frequency
The default value of the OSCTUNE register is ‘0’. The Select bits IRCF<3:0> of the OSCCON register select
value is a 6-bit two’s complement number. A value of the frequency output of the internal oscillators. One of
1Fh will provide an adjustment to the maximum the following frequencies can be selected via software:
frequency. A value of 20h will provide an adjustment to • 32 MHz (requires 4X PLL)
the minimum frequency.
• 16 MHz
When the OSCTUNE register is modified, the oscillator • 8 MHz
frequency will begin shifting to the new frequency. Code
• 4 MHz
execution continues during this shift. There is no
indication that the shift has occurred. • 2 MHz
• 1 MHz
OSCTUNE does not affect the LFINTOSC frequency.
Operation of features that depend on the LFINTOSC • 500 kHz (Default after Reset)
clock source frequency, such as the Power-up Timer • 250 kHz
(PWRT), Watchdog Timer (WDT), Fail-Safe Clock • 125 kHz
Monitor (FSCM) and peripherals, are not affected by the • 62.5 kHz
change in frequency.
• 31.25 kHz
5.2.2.4 LFINTOSC • 31 kHz (LFINTOSC)
The Low-Frequency Internal Oscillator (LFINTOSC) is Note: Following any Reset, the IRCF<3:0> bits
an uncalibrated 31 kHz internal clock source. of the OSCCON register are set to ‘0111’
and the frequency selection is set to
The output of the LFINTOSC connects to a multiplexer 500 kHz. The user can modify the IRCF
(see Figure 5-1). Select 31 kHz, via software, using the bits to select a different frequency.
IRCF<3:0> bits of the OSCCON register. See
Section 5.2.2.7 “Internal Oscillator Clock Switch The IRCF<3:0> bits of the OSCCON register allow
Timing” for more information. The LFINTOSC is also duplicate selections for some frequencies. These
the frequency for the Power-up Timer (PWRT), duplicate choices can offer system design trade-offs.
Watchdog Timer (WDT) and Fail-Safe Clock Monitor Lower power consumption can be obtained when
(FSCM). changing oscillator sources for a given frequency.
Faster transition times can be obtained between
The LFINTOSC is enabled by selecting 31 kHz
frequency changes that use the same oscillator source.
(IRCF<3:0> bits of the OSCCON register = 000) as the
system clock source (SCS bits of the OSCCON
register = 1x), or when any of the following are
enabled:
• Configure the IRCF<3:0> bits of the OSCCON
register for the desired LF frequency, and
• FOSC<2:0> = 100, or
• Set the System Clock Source (SCS) bits of the
OSCCON register to ‘1x’
Peripherals that use the LFINTOSC are:
• Power-up Timer (PWRT)
• Watchdog Timer (WDT)
• Fail-Safe Clock Monitor (FSCM)
The Low-Frequency Internal Oscillator Ready bit
(LFIOFR) of the OSCSTAT register indicates when the
LFINTOSC is running and can be utilized.

PIC16(L)F1847
5.2.2.6 32 MHz Internal Oscillator 5.2.2.7 Internal Oscillator Clock Switch
Frequency Selection Timing
The Internal Oscillator Block can be used with the 4X When switching between the HFINTOSC, MFINTOSC
PLL associated with the External Oscillator Block to and the LFINTOSC, the new oscillator may already be
produce a 32 MHz internal system clock source. The shut down to save power (see Figure 5-6). If this is the
following settings are required to use the 32 MHz case, there is a delay after the IRCF<3:0> bits of the
internal clock source: OSCCON register are modified before the frequency
• The FOSC bits in Configuration Words must be selection takes place. The OSCSTAT register will
set to use the INTOSC source as the device reflect the current active status of the HFINTOSC,
system clock (FOSC<2:0> = 100). MFINTOSC and LFINTOSC oscillators. The sequence
of a frequency selection is as follows:
• The SCS bits in the OSCCON register must be
cleared to use the clock determined by 1. IRCF<3:0> bits of the OSCCON register are
FOSC<2:0> in Configuration Words modified.
(SCS<1:0> = 00). 2. If the new clock is shut down, a clock start-up
• The IRCF bits in the OSCCON register must be delay is started.
set to the 8 MHz HFINTOSC set to use 3. Clock switch circuitry waits for a falling edge of
(IRCF<3:0> = 1110). the current clock.
• The SPLLEN bit in the OSCCON register must be 4. The current clock is held low and the clock
set to enable the 4xPLL, or the PLLEN bit of the switch circuitry waits for a rising edge in the new
Configuration Words must be programmed to a clock.
‘1’. 5. The new clock is now active.
Note: When using the PLLEN bit of the 6. The OSCSTAT register is updated as required.
Configuration Words, the 4xPLL cannot 7. Clock switch is complete.
be disabled by software and the 8 MHz
See Figure 5-6 for more details.
HFINTOSC option will no longer be
available. If the internal oscillator speed is switched between two
clocks of the same source, there is no start-up delay
The 4xPLL is not available for use with the internal before the new frequency is selected. Clock switching
oscillator when the SCS bits of the OSCCON register time delays are shown in Table 5-1.
are set to ‘1x’. The SCS bits must be set to ‘00’ to use
the 4xPLL with the internal oscillator. Start-up delay specifications are located in the
oscillator tables of Section 30.0 “Electrical
Specifications”.

PIC16(L)F1847
FIGURE 5-7: INTERNAL OSCILLATOR SWITCH TIMING
HFINTOSC/ LFINTOSC (FSCM and WDT disabled)

MFINTOSC
HFINTOSC/
MFINTOSC Oscillator Delay(1) 2-cycle Sync Running
LFINTOSC
IRCF <3:0> 0 0
System Clock
HFINTOSC/ LFINTOSC (Either FSCM or WDT enabled)

MFINTOSC
HFINTOSC/
MFINTOSC
2-cycle Sync Running
LFINTOSC
IRCF <3:0> 0 0
System Clock
LFINTOSC HFINTOSC/MFINTOSC
LFINTOSC turns off unless WDT or FSCM is enabled
LFINTOSC
Oscillator Delay(1) 2-cycle Sync Running
HFINTOSC/
MFINTOSC
IRCF <3:0> =0 0
System Clock
Note 1: See Table 5-1, Oscillator Switching Delays, for more information.

PIC16(L)F1847
5.3 Clock Switching 5.3.3 TIMER1 OSCILLATOR
The system clock source can be switched between The Timer1 Oscillator is a separate crystal oscillator
external and internal clock sources via software using associated with the Timer1 peripheral. It is optimized
the System Clock Select (SCS) bits of the OSCCON for timekeeping operations with a 32.768 kHz crystal
register. The following clock sources can be selected connected between the T1OSO and T1OSI device
using the SCS bits: pins.
• Default system oscillator determined by FOSC The Timer1 oscillator is enabled using the T1OSCEN
bits in Configuration Words control bit in the T1CON register. See Section 21.0
“Timer1 Module with Gate Control” for more
• Timer1 32 kHz crystal oscillator
information about the Timer1 peripheral.
• Internal Oscillator Block (INTOSC)
5.3.4 TIMER1 OSCILLATOR READY
5.3.1 SYSTEM CLOCK SELECT (SCS)
(T1OSCR) BIT
BITS
The user must ensure that the Timer1 Oscillator is
The System Clock Select (SCS) bits of the OSCCON
ready to be used before it is selected as a system clock
register selects the system clock source that is used for
source. The Timer1 Oscillator Ready (T1OSCR) bit of
the CPU and peripherals.
the OSCSTAT register indicates whether the Timer1
• When the SCS bits of the OSCCON register = 00, oscillator is ready to be used. After the T1OSCR bit is
the system clock source is determined by value of set, the SCS bits can be configured to select the Timer1
the FOSC<2:0> bits in the Configuration Words. oscillator.
• When the SCS bits of the OSCCON register = 01,
the system clock source is the Timer1 oscillator. 5.3.5 CLOCK SWITCHING BEFORE
• When the SCS bits of the OSCCON register = 1x, SLEEP
the system clock source is chosen by the internal When clock switching from an old clock to a new clock
oscillator frequency selected by the IRCF<3:0> is requested just prior to entering Sleep mode, it is
bits of the OSCCON register. After a Reset, the necessary to confirm that the switch is complete before
SCS bits of the OSCCON register are always the SLEEP instruction is executed. Failure to do so may
cleared. result in an incomplete switch and consequential loss
Note: Any automatic clock switch, which may of the system clock altogether. Clock switching is
occur from Two-Speed Start-up or confirmed by monitoring the clock Status bits in the
Fail-Safe Clock Monitor, does not update OSCSTAT register. Switch confirmation can be
the SCS bits of the OSCCON register. The accomplished by sensing that the ready bit for the new
user can monitor the OSTS bit of the clock is set or the ready bit for the old clock is cleared.
OSCSTAT register to determine the For example, when switching between the internal
current system clock source. oscillator with the PLL and the internal oscillator without
the PLL, monitor the PLLR bit. When PLLR is set, the
When switching between clock sources, a delay is switch to 32 MHz operation is complete. Conversely,
required to allow the new clock to stabilize. These when PLLR is cleared, the switch from 32 MHz
oscillator delays are shown in Table 5-1. operation to the selected internal clock is complete.
5.3.2 OSCILLATOR START-UP TIME-OUT

STATUS (OSTS) BIT
The Oscillator Start-up Time-out Status (OSTS) bit of
the OSCSTAT register indicates whether the system
clock is running from the external clock source, as
defined by the FOSC<2:0> bits in the Configuration
Words, or from the internal clock source. In particular,
OSTS indicates that the Oscillator Start-up Timer
(OST) has timed out for LP, XT or HS modes. The OST
does not reflect the status of the Timer1 Oscillator.

PIC16(L)F1847
5.4 Two-Speed Clock Start-up Mode 5.4.1 TWO-SPEED START-UP MODE
CONFIGURATION
Two-Speed Start-up mode provides additional power
savings by minimizing the latency between external Two-Speed Start-up mode is configured by the
oscillator start-up and code execution. In applications following settings:
that make heavy use of the Sleep mode, Two-Speed • IESO (of the Configuration Words) = 1;
Start-up will remove the external oscillator start-up Internal/External Switchover bit (Two-Speed
time from the time spent awake and can reduce the Start-up mode enabled).
overall power consumption of the device. This mode • SCS (of the OSCCON register) = 00.
allows the application to wake-up from Sleep, perform
• FOSC<2:0> bits in the Configuration Words
a few instructions using the INTOSC internal oscillator
configured for LP, XT or HS mode.
block as the clock source and go back to Sleep without
waiting for the external oscillator to become stable. Two-Speed Start-up mode is entered after:
Two-Speed Start-up provides benefits when the • Power-on Reset (POR) and, if enabled, after
oscillator module is configured for LP, XT or HS Power-up Timer (PWRT) has expired, or
modes. The Oscillator Start-up Timer (OST) is enabled • Wake-up from Sleep.
for these modes and must count 1024 oscillations
before the oscillator can be used as the system clock
source.
If the oscillator module is configured for any mode
other than LP, XT or HS mode, then Two-Speed
Start-up is disabled. This is because the external clock
oscillator does not require any stabilization time after
POR or an exit from Sleep.
If the OST count reaches 1024 before the device
enters Sleep mode, the OSTS bit of the OSCSTAT
register is set and program execution switches to the
external oscillator. However, the system may never
operate from the external oscillator if the time spent
awake is very short.
Note: Executing a SLEEP instruction will abort
the oscillator start-up time and will cause
the OSTS bit of the OSCSTAT register to
remain clear.
TABLE 5-1: OSCILLATOR SWITCHING DELAYS

Switch From Switch To Frequency Oscillator Delay
LFINTOSC(1) 31 kHz
Sleep/POR MFINTOSC(1) 31.25 kHz-500 kHz 2 cycles
HFINTOSC(1) 31.25 kHz-16 MHz
Sleep/POR EC, RC(1) DC – 32 MHz 2 cycles
LFINTOSC EC, RC(1) DC – 32 MHz 1 cycle of each
Timer1 Oscillator
Sleep/POR 32 kHz-20 MHz 1024 Clock Cycles (OST)
LP, XT, HS(1)
MFINTOSC(1) 31.25 kHz-500 kHz
Any clock source 2 s (approx.)
HFINTOSC(1) 31.25 kHz-16 MHz
Any clock source LFINTOSC(1) 31 kHz 1 cycle of each
Any clock source Timer1 Oscillator 32 kHz 1024 Clock Cycles (OST)
PLL inactive PLL active 16-32 MHz 2 ms (approx.)
Note 1: PLL inactive.

PIC16(L)F1847
5.4.2 TWO-SPEED START-UP 5.4.3 CHECKING TWO-SPEED CLOCK
SEQUENCE STATUS
1. Wake-up from Power-on Reset or Sleep. Checking the state of the OSTS bit of the OSCSTAT
2. Instructions begin execution by the internal register will confirm if the microcontroller is running
oscillator at the frequency set in the IRCF<3:0> from the external clock source, as defined by the
bits of the OSCCON register. FOSC<2:0> bits in the Configuration Words, or the
3. OST enabled to count 1024 clock cycles. internal oscillator.
4. OST timed out, wait for falling edge of the
internal oscillator.
5. OSTS is set.
6. System clock held low until the next falling edge
of new clock (LP, XT or HS mode).
7. System clock is switched to external clock
source.
FIGURE 5-8: TWO-SPEED START-UP
INTOSC
TOST
OSC1 0 1 1022 1023
OSC2
Program Counter PC - N PC PC + 1
System Clock

PIC16(L)F1847
5.5 Fail-Safe Clock Monitor 5.5.3 FAIL-SAFE CONDITION CLEARING
The Fail-Safe Clock Monitor (FSCM) allows the device The Fail-Safe condition is cleared after a Reset,
to continue operating should the external oscillator fail. executing a SLEEP instruction or changing the SCS bits
The FSCM can detect oscillator failure any time after of the OSCCON register. When the SCS bits are
the Oscillator Start-up Timer (OST) has expired. The changed, the OST is restarted. While the OST is
FSCM is enabled by setting the FCMEN bit in the running, the device continues to operate from the
Configuration Words. The FSCM is applicable to all INTOSC selected in OSCCON. When the OST times
external Oscillator modes (LP, XT, HS, EC, Timer1 out, the Fail-Safe condition is cleared after successfully
Oscillator and RC). switching to the external clock source. The OSFIF bit
should be cleared prior to switching to the external
clock source. If the Fail-Safe condition still exists, the
FIGURE 5-9: FSCM BLOCK DIAGRAM
OSFIF flag will again become set by hardware.
Clock Monitor
Latch 5.5.4 RESET OR WAKE-UP FROM SLEEP
External
S Q The FSCM is designed to detect an oscillator failure
Clock
after the Oscillator Start-up Timer (OST) has expired.
The OST is used after waking up from Sleep and after
LFINTOSC any type of Reset. The OST is not used with the EC or
÷ 64 R Q
Oscillator RC Clock modes so that the FSCM will be active as
soon as the Reset or wake-up has completed. When
31 kHz 488 Hz the FSCM is enabled, the Two-Speed Start-up is also
(~32 s) (~2 ms)
enabled. Therefore, the device will always be executing
Sample Clock code while the OST is operating.
Clock
Failure Note: Due to the wide range of oscillator start-up
Detected times, the Fail-Safe circuit is not active
during oscillator start-up (i.e., after exiting
Reset or Sleep). After an appropriate
5.5.1 FAIL-SAFE DETECTION amount of time, the user should check the
The FSCM module detects a failed oscillator by Status bits in the OSCSTAT register to
comparing the external oscillator to the FSCM sample verify the oscillator start-up and that the
clock. The sample clock is generated by dividing the system clock switchover has successfully
LFINTOSC by 64. See Figure 5-8. Inside the fail completed.
detector block is a latch. The external clock sets the
latch on each falling edge of the external clock. The
sample clock clears the latch on each rising edge of the
sample clock. A failure is detected when an entire
half-cycle of the sample clock elapses before the
external clock goes low.
5.5.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the
device clock to an internal clock source and sets the bit
flag OSFIF of the PIR2 register. Setting this flag will
generate an interrupt if the OSFIE bit of the PIE2
register is also set. The device firmware can then take
steps to mitigate the problems that may arise from a
failed clock. The system clock will continue to be
sourced from the internal clock source until the device
firmware successfully restarts the external oscillator
and switches back to external operation.
The internal clock source chosen by the FSCM is
determined by the IRCF<3:0> bits of the OSCCON
register. This allows the internal oscillator to be
configured before a failure occurs.

PIC16(L)F1847
FIGURE 5-10: FSCM TIMING DIAGRAM
Sample Clock
System Oscillator
Clock Failure
Output
Clock Monitor Output

(Q)
Failure
Detected
OSCFIF
Test Test Test
Note: The system clock is normally at a much higher frequency than the sample clock. The relative frequencies in
this example have been chosen for clarity.

PIC16(L)F1847
5.6 Register Definitions: Oscillator Control
REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0/0 R/W-0/0 R/W-1/1 R/W-1/1 R/W-1/1 U-0 R/W-0/0 R/W-0/0
SPLLEN IRCF<3:0> — SCS<1:0>
bit 7 bit 0
Legend:
bit 7 SPLLEN: Software PLL Enable bit

If PLLEN in Configuration Words = 1:
SPLLEN bit is ignored. 4x PLL is always enabled (subject to oscillator requirements)
If PLLEN in Configuration Words = 0:
1 = 4x PLL Is enabled
0 = 4x PLL is disabled
bit 6-3 IRCF<3:0>: Internal Oscillator Frequency Select bits
000x = 31 kHz LF
0010 = 31.25 kHz MF
0011 = 31.25 kHz HF(1)
0100 = 62.5 kHz MF
0101 = 125 kHz MF
0110 = 250 kHz MF
0111 = 500 kHz MF (default upon Reset)
1000 = 125 kHz HF(1)
1001 = 250 kHz HF(1)
1010 = 500 kHz HF(1)
1011 = 1 MHz HF
1100 = 2 MHz HF
1101 = 4 MHz HF
1110 = 8 MHz or 32 MHz HF(see Section 5.2.2.1 “HFINTOSC”)
1111 = 16 MHz HF
bit 1-0 SCS<1:0>: System Clock Select bits
1x = Internal oscillator block
01 = Timer1 oscillator
00 = Clock determined by FOSC<2:0> in Configuration Words.
Note 1: Duplicate frequency derived from HFINTOSC.

PIC16(L)F1847
REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

R-1/q R-0/q R-q/q R-0/q R-0/q R-q/q R-0/0 R-0/q
T1OSCR PLLR OSTS HFIOFR HFIOFL MFIOFR LFIOFR HFIOFS
bit 7 bit 0
Legend:
‘1’ = Bit is set ‘0’ = Bit is cleared q = Conditional
bit 7 T1OSCR: Timer1 Oscillator Ready bit

If T1OSCEN = 1:
1 = Timer1 oscillator is ready
0 = Timer1 oscillator is not ready
If T1OSCEN = 0:
1 = Timer1 clock source is always ready
bit 6 PLLR 4x PLL Ready bit
1 = 4x PLL is ready
0 = 4x PLL is not ready
bit 5 OSTS: Oscillator Start-up Time-out Status bit
1 = Running from the clock defined by the FOSC<2:0> bits of the Configuration Words
0 = Running from an internal oscillator (FOSC<2:0> = 100)
bit 4 HFIOFR: High Frequency Internal Oscillator Ready bit
1 = HFINTOSC is ready
0 = HFINTOSC is not ready
bit 3 HFIOFL: High Frequency Internal Oscillator Locked bit
1 = HFINTOSC is at least 2% accurate
0 = HFINTOSC is not 2% accurate
bit 2 MFIOFR: Medium Frequency Internal Oscillator Ready bit
1 = MFINTOSC is ready
0 = MFINTOSC is not ready
bit 1 LFIOFR: Low Frequency Internal Oscillator Ready bit
1 = LFINTOSC is ready
0 = LFINTOSC is not ready
bit 0 HFIOFS: High Frequency Internal Oscillator Stable bit
1 = HFINTOSC is at least 0.5% accurate
0 = HFINTOSC is not 0.5% accurate

PIC16(L)F1847
REGISTER 5-3: OSCTUNE: OSCILLATOR TUNING REGISTER

U-0 U-0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0
— — TUN<5:0>
bit 7 bit 0
Legend:

bit 5-0 TUN<5:0>: Frequency Tuning bits
011111 = Maximum frequency
011110 =
•
•
•
000001 =
000000 = Oscillator module is running at the factory-calibrated frequency.
111111 =
•
•
•
100000 = Minimum frequency
TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Register
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
on Page
OSCCON SPLLEN IRCF<3:0> — SCS<1:0> 63

OSCSTAT T1OSCR PLLR OSTS HFIOFR HFIOFL MFIOFR LFIOFR HFIOFS 64
OSCTUNE — — TUN<5:0> 65
PIE2 OSFIE C2IE C1IE EEIE BCL1IE — — CCP2IE 85
PIR2 OSFIF C2IF C1IF EEIF BCL1IF — — CCP2IF 89
T1CON TMR1CS<1:0> T1CKPS<1:0> T1OSCEN T1SYNC — TMR1ON 172
Legend: — = unimplemented locations read as ‘0’. Shaded cells are not used by clock sources.
TABLE 5-3: SUMMARY OF CONFIGURATION WORD ASSOCIATED WITH CLOCK SOURCES

Register
Name Bits Bit -/7 Bit -/6 Bit 13/5 Bit 12/4 Bit 11/3 Bit 10/2 Bit 9/1 Bit 8/0
on Page
13:8 — — FCMEN IESO CLKOUTEN BOREN<1:0> CPD

CONFIG1 44
7:0 CP MCLRE PWRTE WDTE<1:0> FOSC<2:0>
Legend: — = unimplemented locations read as ‘0’. Shaded cells are not used by clock sources.

PIC16(L)F1847
6.0 REFERENCE CLOCK MODULE 6.3 Conflicts with the CLKR pin
The reference clock module provides the ability to send There are two cases when the reference clock output
a divided clock to the clock output pin of the device signal cannot be output to the CLKR pin, if:
(CLKR) and provide a secondary internal clock source • LP, XT or HS oscillator mode is selected.
to the modulator module. This module is available in all
• CLKOUT function is enabled.
oscillator configurations and allows the user to select a
greater range of clock submultiples to drive external Even if either of these cases are true, the module can
devices in the application. The reference clock module still be enabled and the reference clock signal may be
includes the following features: used in conjunction with the modulator module.
• System clock is the source 6.3.1 OSCILLATOR MODES
• Available in all oscillator configurations
If LP, XT or HS oscillator modes are selected, the
• Programmable clock divider OSC2/CLKR pin must be used as an oscillator input pin
• Output enable to a port pin and the CLKR output cannot be enabled. See
• Selectable duty cycle Section 5.2 “Clock Source Types” for more
• Slew rate control information on different oscillator modes.
The reference clock module is controlled by the 6.3.2 CLKOUT FUNCTION
CLKRCON register (Register 6-1) and is enabled when
setting the CLKREN bit. To output the divided clock The CLKOUT function has a higher priority than the
signal to the CLKR port pin, the CLKROE bit must be reference clock module. Therefore, if the CLKOUT
set. The CLKRDIV<2:0> bits enable the selection of function is enabled by the CLKOUTEN bit in Configura-
eight different clock divider options. The tion Words, FOSC/4 will always be output on the port
CLKRDC<1:0> bits can be used to modify the duty pin. Reference Section 4.0 “Device Configuration”
cycle of the output clock(1). The CLKRSLR bit controls for more information.
slew rate limiting.
6.4 Operation During Sleep
Note 1: If the base clock rate is selected without
a divider, the output clock will always As the reference clock module relies on the system
have a duty cycle equal to that of the clock as its source, and the system clock is disabled in
source clock, unless a 0% duty cycle is Sleep, the module does not function in Sleep, even if
selected. If the clock divider is set to base an external clock source or the Timer1 clock source is
clock/2, then 25% and 75% duty cycle configured as the system clock. The module outputs
accuracy will be dependent upon the will remain in their current state until the device exits
source clock. Sleep.
For information on using the reference clock output
with the modulator module, see Section 23.0 “Data
Signal Modulator”.
6.1 Slew Rate

The slew rate limitation on the output port pin can be
disabled. The Slew Rate limitation can be removed by
clearing the CLKRSLR bit in the CLKRCON register.
6.2 Effects of a Reset

Upon any device Reset, the reference clock module is
disabled. The user’s firmware is responsible for
initializing the module before enabling the output. The
registers are reset to their default values.

PIC16(L)F1847
6.5 Register Definitions: Reference Clock Control
REGISTER 6-1: CLKRCON: REFERENCE CLOCK CONTROL REGISTER

R/W-0/0 R/W-0/0 R/W-1/1 R/W-1/1 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0
CLKREN CLKROE CLKRSLR CLKRDC<1:0> CLKRDIV<2:0>
bit 7 bit 0
Legend:
bit 7 CLKREN: Reference Clock Module Enable bit

1 = Reference clock module is enabled
0 = Reference clock module is disabled
bit 6 CLKROE: Reference Clock Output Enable bit(3)
1 = Reference Clock output is enabled on CLKR pin
0 = Reference Clock output disabled on CLKR pin
bit 5 CLKRSLR: Reference Clock Slew Rate Control Limiting Enable bit
1 = Slew Rate limiting is enabled
0 = Slew Rate limiting is disabled
bit 4-3 CLKRDC<1:0>: Reference Clock Duty Cycle bits
11 = Clock outputs duty cycle of 75%
bit 2-0 CLKRDIV<2:0> Reference Clock Divider bits
111 = Base clock value divided by 128
001 = Base clock value divided by 2(1)
000 = Base clock value(2)
Note 1: In this mode, the 25% and 75% duty cycle accuracy will be dependent on the source clock duty cycle.
2: In this mode, the duty cycle will always be equal to the source clock duty cycle, unless a duty cycle of 0%
is selected.
3: To route CLKR to pin, CLKOUTEN of Configuration Words = 1 is required. CLKOUTEN of Configuration
Words = 0 will result in FOSC/4. See Section 6.3 “Conflicts with the CLKR pin” for details.

PIC16(L)F1847
TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH REFERENCE CLOCK SOURCES
Register
on Page
CLKRCON CLKREN CLKROE CLKRSLR CLKRDC<1:0> CLKRDIV<2:0> 67
Legend: — = unimplemented locations read as ‘0’. Shaded cells are not used by reference clock sources.
TABLE 6-2: SUMMARY OF CONFIGURATION WORD WITH REFERENCE CLOCK SOURCES

Register
on Page

CONFIG1 44
Legend: — = unimplemented locations read as ‘0’. Shaded cells are not used by reference clock sources.

PIC16(L)F1847
7.0 RESETS
There are multiple ways to reset this device:
• Power-on Reset (POR)
• Brown-out Reset (BOR)
• MCLR Reset
• WDT Reset
• RESET instruction
• Stack Overflow
• Stack Underflow
• Programming mode exit
To allow VDD to stabilize, an optional Power-up Timer
can be enabled to extend the Reset time after a BOR
or POR event.
A simplified block diagram of the On-Chip Reset Circuit
is shown in Figure 7-1.
FIGURE 7-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

Rev. 10-000006B
8/14/2013
ICSP™ Programming Mode Exit

RESET Instruction
Stack Underflow
Stack Overlfow
MCLRE
VPP/MCLR
Sleep
WDT
Time-out Device
Reset
Power-on
Reset
VDD
BOR
Active(1)
R
Brown-out Power-up
Reset Timer
LFINTOSC
PWRTE
Note 1: See Table 7-1 for BOR active conditions.

PIC16(L)F1847
7.1 Power-on Reset (POR) 7.2 Brown-Out Reset (BOR)
The POR circuit holds the device in Reset until VDD has The BOR circuit holds the device in Reset when VDD
reached an acceptable level for minimum operation. reaches a selectable minimum level. Between the
Slow rising VDD, fast operating speeds or analog POR and BOR, complete voltage range coverage for
performance may require greater than minimum VDD. execution protection can be implemented.
The PWRT, BOR or MCLR features can be used to The Brown-out Reset module has four operating
extend the start-up period until all device operation modes controlled by the BOREN<1:0> bits in Configu-
conditions have been met. ration Words. The four operating modes are:
7.1.1 POWER-UP TIMER (PWRT) • BOR is always on
The Power-up Timer provides a nominal 64 ms time- • BOR is off when in Sleep
out on POR or Brown-out Reset. • BOR is controlled by software
The device is held in Reset as long as PWRT is active. • BOR is always off
The PWRT delay allows additional time for the VDD to Refer to Table 7-3 for more information.
rise to an acceptable level. The Power-up Timer is The Brown-out Reset voltage level is selectable by
enabled by clearing the PWRTE bit in Configuration configuring the BORV bit in Configuration Words.
Words.
A VDD noise rejection filter prevents the BOR from
The Power-up Timer starts after the release of the POR triggering on small events. If VDD falls below VBOR for
and BOR. a duration greater than parameter TBORDC, the device
For additional information, refer to Application Note will reset. See Figure 7-3 for more information.
AN607, “Power-up Trouble Shooting” (DS00607).
TABLE 7-1: BOR OPERATING MODES

Device
Device
BOREN Operation upon
SBOREN Device Mode BOR Mode Operation upon
Config bits wake- up from
release of POR
Sleep
BOR_ON (11) X X Active Waits for BOR ready(1)

BOR_NSLEEP (10) X Awake Active
Waits for BOR ready
BOR_NSLEEP (10) X Sleep Disabled
BOR_SBOREN (01) 1 X Active Begins immediately
BOR_SBOREN (01) 0 X Disabled Begins immediately
BOR_OFF (00) X X Disabled Begins immediately
Note 1: In these specific cases, “Release of POR” and “Wake-up from Sleep”, there is no delay in start-up. The BOR
ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR
circuit is forced on by the BOREN<1:0> bits.
7.2.1 BOR IS ALWAYS ON BOR protection is not active during Sleep. The device
wake-up will be delayed until the BOR is ready.
When the BOREN bits of Configuration Words are set
to ‘11’, the BOR is always on. The device start-up will
7.2.3 BOR CONTROLLED BY SOFTWARE
be delayed until the BOR is ready and VDD is higher
than the BOR threshold. When the BOREN bits of Configuration Words are set
to ‘01’, the BOR is controlled by the SBOREN bit of the
BOR protection is active during Sleep. The BOR does
BORCON register. The device start-up is not delayed
not delay wake-up from Sleep.
by the BOR ready condition or the VDD level.
7.2.2 BOR IS OFF IN SLEEP BOR protection begins as soon as the BOR circuit is
ready. The status of the BOR circuit is reflected in the
When the BOREN bits of Configuration Words are set
BORRDY bit of the BORCON register.
to ‘10’, the BOR is on, except in Sleep. The device
start-up will be delayed until the BOR is ready and VDD BOR protection is unchanged by Sleep.
is higher than the BOR threshold.

PIC16(L)F1847
FIGURE 7-2: BROWN-OUT READY
SBOREN
TBORRDY
BORRDY BOR Protection Active
FIGURE 7-3: BROWN-OUT SITUATIONS
VDD
VBOR
Internal
Reset TPWRT(1)
VDD
VBOR
Internal < TPWRT

Reset TPWRT(1)
VDD
VBOR
Internal
Reset TPWRT(1)
Note 1: TPWRT delay only if PWRTE bit is programmed to ‘0’.

PIC16(L)F1847
7.3 Register Definitions: BOR Control
REGISTER 7-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u U-0 U-0 U-0 U-0 U-0 U-0 R-q/u
SBOREN — — — — — — BORRDY
bit 7 bit 0
Legend:
bit 7 SBOREN: Software Brown-out Reset Enable bit

If BOREN <1:0> in Configuration Words  01:
SBOREN is read/write, but has no effect on the BOR.
If BOREN <1:0> in Configuration Words = 01:
1 = BOR Enabled
0 = BOR Disabled
bit 0 BORRDY: Brown-out Reset Circuit Ready Status bit
1 = The Brown-out Reset circuit is active
0 = The Brown-out Reset circuit is inactive

PIC16(L)F1847
7.4 MCLR 7.8 Programming Mode Exit
The MCLR is an optional external input that can reset Upon exit of Programming mode, the device will
the device. The MCLR function is controlled by the behave as if a POR had just occurred.
MCLRE bit of Configuration Words and the LVP bit of
Configuration Words (Table 7-2). 7.9 Power-Up Timer
The Power-up Timer optionally delays device execution
TABLE 7-2: MCLR CONFIGURATION after a BOR or POR event. This timer is typically used to
MCLRE LVP MCLR allow VDD to stabilize before allowing the device to start
running.
0 0 Disabled
The Power-up Timer is controlled by the PWRTE bit of
1 0 Enabled Configuration Words.
x 1 Enabled
7.10 Start-up Sequence
7.4.1 MCLR ENABLED
Upon the release of a POR or BOR, the following must
When MCLR is enabled and the pin is held low, the
occur before the device will begin executing:
device is held in Reset. The MCLR pin is connected to
VDD through an internal weak pull-up. 1. Power-up Timer runs to completion (if enabled).
The device has a noise filter in the MCLR Reset path. 2. Oscillator start-up timer runs to completion (if
The filter will detect and ignore small pulses. required for oscillator source).
3. MCLR must be released (if enabled).
Note: A Reset does not drive the MCLR pin low.
The total time-out will vary based on oscillator
7.4.2 MCLR DISABLED configuration and Power-up Timer configuration. See
Section 5.0 “Oscillator Module (With Fail-Safe Clock
When MCLR is disabled, the pin functions as a general Monitor)” for more information.
purpose input and the internal weak pull-up is under
software control. See Section 12.3 “PORTA Registers” The Power-up Timer and oscillator start-up timer run
for more information. independently of MCLR Reset. If MCLR is kept low long
enough, the Power-up Timer and oscillator start-up
timer will expire. Upon bringing MCLR high, the device
7.5 Watchdog Timer (WDT) Reset will begin execution immediately (see Figure 7-4). This
The Watchdog Timer generates a Reset if the firmware is useful for testing purposes or to synchronize more
does not issue a CLRWDT instruction within the time-out than one device operating in parallel.
period. The TO and PD bits in the STATUS register are
changed to indicate the WDT Reset. See Section 10.0
“Watchdog Timer” for more information.
7.6 RESET Instruction

A RESET instruction will cause a device Reset. The RI
bit in the PCON register will be set to ‘0’. See Table 7-4
for default conditions after a RESET instruction has
occurred.
7.7 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or
Underflows. The STKOVF or STKUNF bits of the PCON
register indicate the Reset condition. These Resets are
enabled by setting the STVREN bit in Configuration
Words. See Section 3.5.2 “Overflow/Underflow
Reset” for more information.

PIC16(L)F1847
FIGURE 7-4: RESET START-UP SEQUENCE
VDD
Internal POR
TPWRT
Power-Up Timer
MCLR
TMCLR
Internal RESET
Oscillator Modes
External Crystal
TOST
Oscillator Start-Up Timer
Oscillator
FOSC
Internal Oscillator
Oscillator
FOSC
External Clock (EC)
CLKIN
FOSC

PIC16(L)F1847
7.11 Determining the Cause of a Reset
Upon any Reset, multiple bits in the STATUS and
PCON register are updated to indicate the cause of the
Reset. Table 7-3 and Table 7-4 show the Reset
conditions of these registers.
TABLE 7-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

STKOVF STKUNF RMCLR RI POR BOR TO PD Condition
0 0 1 1 0 x 1 1 Power-on Reset
0 0 1 1 0 x 0 x Illegal, TO is set on POR
0 0 1 1 0 x x 0 Illegal, PD is set on POR
0 0 1 1 u 0 1 1 Brown-out Reset
u u u u u u 0 u WDT Reset
u u u u u u 0 0 WDT Wake-up from Sleep
u u u u u u 1 0 Interrupt Wake-up from Sleep
u u 0 u u u u u MCLR Reset during normal operation
u u 0 u u u 1 0 MCLR Reset during Sleep
u u u 0 u u u u RESET Instruction Executed
1 u u u u u u u Stack Overflow Reset (STVREN = 1)
u 1 u u u u u u Stack Underflow Reset (STVREN = 1)
TABLE 7-4: RESET CONDITION FOR SPECIAL REGISTERS(2)

Program STATUS PCON
Condition
Counter Register Register
Power-on Reset 0000h ---1 1000 00-- 110x
MCLR Reset during normal operation 0000h ---u uuuu uu-- 0uuu
MCLR Reset during Sleep 0000h ---1 0uuu uu-- 0uuu
WDT Reset 0000h ---0 uuuu uu-- uuuu
WDT Wake-up from Sleep PC + 1 ---0 0uuu uu-- uuuu
Brown-out Reset 0000h ---1 1uuu 00-- 11u0
(1)
Interrupt Wake-up from Sleep PC + 1 ---1 0uuu uu-- uuuu
RESET Instruction Executed 0000h ---u uuuu uu-- u0uu
Stack Overflow Reset (STVREN = 1) 0000h ---u uuuu 1u-- uuuu
Stack Underflow Reset (STVREN = 1) 0000h ---u uuuu u1-- uuuu
Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as ‘0’.
Note 1: When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on
the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.
2: If a Status bit is not implemented, that bit will be read as ‘0’.

PIC16(L)F1847
7.12 Power Control (PCON) Register
The Power Control (PCON) register contains flag bits
to differentiate between a:
• Reset Instruction Reset (RI)
• Stack Overflow Reset (STKOVF)
• Stack Underflow Reset (STKUNF)
• MCLR Reset (RMCLR)
The PCON register bits are shown in Register 7-2.
7.13 Register Definitions: Power Control
REGISTER 7-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q R/W/HS-0/q U-0 U-0 R/W/HC-1/q R/W/HC-1/q R/W/HC-q/u R/W/HC-q/u
STKOVF STKUNF — — RMCLR RI POR BOR
bit 7 bit 0
Legend:
HC = Bit is cleared by hardware HS = Bit is set by hardware
u = Bit is unchanged x = Bit is unknown -m/n = Value at POR and BOR/Value at all other Resets
bit 7 STKOVF: Stack Overflow Flag bit

1 = A Stack Overflow occurred
0 = A Stack Overflow has not occurred or set to ‘0’ by firmware
bit 6 STKUNF: Stack Underflow Flag bit
1 = A Stack Underflow occurred
0 = A Stack Underflow has not occurred or set to ‘0’ by firmware
bit 3 RMCLR: MCLR Reset Flag bit
1 = A MCLR Reset has not occurred or set to ‘1’ by firmware
0 = A MCLR Reset has occurred (set to ‘0’ in hardware when a MCLR Reset occurs)
bit 2 RI: RESET Instruction Flag bit
1 = A RESET instruction has not been executed or set to ‘1’ by firmware
0 = A RESET instruction has been executed (set to ‘0’ in hardware upon executing a RESET instruction)
bit 1 POR: Power-on Reset Status bit
1 = No Power-on Reset occurred
0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0 BOR: Brown-out Reset Status bit
1 = No Brown-out Reset occurred
0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset
occurs)

PIC16(L)F1847
TABLE 7-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS
Register
on Page
BORCON SBOREN — — — — — — BORRDY 72
PCON STKOVF STKUNF — — RMCLR RI POR BOR 76
STATUS — — — TO PD Z DC C 18
WDTCON — — WDTPS<4:0> SWDTEN 96
Legend: — = unimplemented bit, reads as ‘0’. Shaded cells are not used by Resets.
Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

PIC16(L)F1847
8.0 INTERRUPTS
The interrupt feature allows certain events to preempt
normal program flow. Firmware is used to determine
the source of the interrupt and act accordingly. Some
interrupts can be configured to wake the MCU from
Sleep mode.
This chapter contains the following information for
Interrupts:
• Operation
• Interrupt Latency
• Interrupts During Sleep
• INT Pin
• Automatic Context Saving
Many peripherals produce Interrupts. Refer to the
corresponding chapters for details.
A block diagram of the interrupt logic is shown in
Figure 8-1.
FIGURE 8-1: INTERRUPT LOGIC
TMR0IF Wake-up
TMR0IE (If in Sleep mode)
INTF
Peripheral Interrupts INTE
(TMR1IF) PIR1<0>
IOCIF
(TMR1IE) PIE1<0> Interrupt
IOCIE to CPU
PEIE
PIRn<7>
PIEn<7>
GIE

PIC16(L)F1847
8.1 Operation 8.2 Interrupt Latency
Interrupts are disabled upon any device Reset. They Interrupt latency is defined as the time from when the
are enabled by setting the following bits: interrupt event occurs to the time code execution at the
• GIE bit of the INTCON register interrupt vector begins. The latency for synchronous
interrupts is three or four instruction cycles. For asyn-
• Interrupt Enable bit(s) for the specific interrupt
chronous interrupts, the latency is three to five instruc-
event(s)
tion cycles, depending on when the interrupt occurs.
• PEIE bit of the INTCON register (if the Interrupt See Figure 8-2 and Section 8.3 “Interrupts During
Enable bit of the interrupt event is contained in the Sleep” for more details.
PIEx register)
The INTCON, PIR1, PIR2, PIR3 and PIR4 registers
record individual interrupts via interrupt flag bits.
Interrupt flag bits will be set, regardless of the status of
the GIE, PEIE and individual interrupt enable bits.
The following events happen when an interrupt event
occurs while the GIE bit is set:
• Current prefetched instruction is flushed
• GIE bit is cleared
• Current Program Counter (PC) is pushed onto the
stack
• Critical registers are automatically saved to the
shadow registers (See Section 8.5 “Automatic
Context Saving”)
• PC is loaded with the interrupt vector 0004h
The firmware within the Interrupt Service Routine (ISR)
should determine the source of the interrupt by polling
the interrupt flag bits. The interrupt flag bits must be
cleared before exiting the ISR to avoid repeated
interrupts. Because the GIE bit is cleared, any interrupt
that occurs while executing the ISR will be recorded
through its interrupt flag, but will not cause the
processor to redirect to the interrupt vector.
The RETFIE instruction exits the ISR by popping the
previous address from the stack, restoring the saved
context from the shadow registers and setting the GIE
bit.
For additional information on a specific interrupt’s
operation, refer to its peripheral chapter.
Note 1: Individual interrupt flag bits are set,
regardless of the state of any other
enable bits.
2: All interrupts will be ignored while the GIE
bit is cleared. Any interrupt occurring
while the GIE bit is clear will be serviced
when the GIE bit is set again.

PIC16(L)F1847
FIGURE 8-2: INTERRUPT LATENCY
OSC1
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
CLKOUT Interrupt Sampled

during Q1
Interrupt
GIE
PC PC-1 PC PC+1 0004h 0005h
Execute 1 Cycle Instruction at PC Inst(PC) NOP NOP Inst(0004h)
Interrupt
GIE
PC+1/FSR New PC/

PC PC-1 PC 0004h 0005h
ADDR PC+1
Execute 2 Cycle Instruction at PC Inst(PC) NOP NOP Inst(0004h)
Interrupt
GIE
PC PC-1 PC FSR ADDR PC+1 PC+2 0004h 0005h
Execute 3 Cycle Instruction at PC INST(PC) NOP NOP NOP Inst(0004h) Inst(0005h)
Interrupt
GIE
PC PC-1 PC FSR ADDR PC+1 PC+2 0004h 0005h
Execute 3 Cycle Instruction at PC INST(PC) NOP NOP NOP NOP Inst(0004h)

PIC16(L)F1847
FIGURE 8-3: INT PIN INTERRUPT TIMING
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
OSC1
CLKOUT (3)
(4)
INT pin
(1)
(1)
INTF (5) Interrupt Latency (2)
GIE
INSTRUCTION FLOW
PC PC PC + 1 PC + 1 0004h 0005h
Instruction
Fetched Inst (PC) Inst (PC + 1) — Inst (0004h) Inst (0005h)
Instruction Dummy Cycle Dummy Cycle Inst (0004h)

Inst (PC – 1) Inst (PC)
Executed
Note 1: INTF flag is sampled here (every Q1).

2: Asynchronous interrupt latency = 3-5 TCY. Synchronous latency = 3-4 TCY, where TCY = instruction cycle time.
Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
3: CLKOUT not available in all oscillator modes.
4: For minimum width of INT pulse, refer to AC specifications in Section 30.0 “Electrical Specifications”.
5: INTF is enabled to be set any time during the Q4-Q1 cycles.

PIC16(L)F1847
8.3 Interrupts During Sleep
Some interrupts can be used to wake from Sleep. To
wake from Sleep, the peripheral must be able to
operate without the system clock. The interrupt source
must have the appropriate Interrupt Enable bit(s) set
prior to entering Sleep.
On waking from Sleep, if the GIE bit is also set, the
processor will branch to the interrupt vector. Otherwise,
the processor will continue executing instructions after
the SLEEP instruction. The instruction directly after the
SLEEP instruction will always be executed before
branching to the ISR. Refer to the Section 9.0 “Power-
Down Mode (Sleep)” for more details.
8.4 INT Pin

The INT pin can be used to generate an asynchronous
edge-triggered interrupt. This interrupt is enabled by
setting the INTE bit of the INTCON register. The
INTEDG bit of the OPTION_REG register determines on
which edge the interrupt will occur. When the INTEDG
bit is set, the rising edge will cause the interrupt. When
the INTEDG bit is clear, the falling edge will cause the
interrupt. The INTF bit of the INTCON register will be set
when a valid edge appears on the INT pin. If the GIE and
INTE bits are also set, the processor will redirect
program execution to the interrupt vector.
8.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is
saved on the stack. Additionally, the following registers
are automatically saved in the Shadow registers:
• W register
• STATUS register (except for TO and PD)
• BSR register
• FSR registers
• PCLATH register
Upon exiting the Interrupt Service Routine, these
registers are automatically restored. Any modifications
to these registers during the ISR will be lost. If modifi-
cations to any of these registers are desired, the
corresponding shadow register should be modified and
the value will be restored when exiting the ISR. The
shadow registers are available in Bank 31 and are
readable and writable. Depending on the user’s
application, other registers may also need to be saved.

PIC16(L)F1847
8.6 Register Definitions: Interrupt Control
REGISTER 8-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R-0/0
GIE PEIE TMR0IE INTE IOCE TMR0IF INTF IOCF(1)
bit 7 bit 0
Legend:
bit 7 GIE: Global Interrupt Enable bit

1 = Enables all active interrupts
0 = Disables all interrupts
bit 6 PEIE: Peripheral Interrupt Enable bit
1 = Enables all active peripheral interrupts
0 = Disables all peripheral interrupts
bit 5 TMR0IE: Timer0 Overflow Interrupt Enable bit
1 = Enables the Timer0 interrupt
0 = Disables the Timer0 interrupt
bit 4 INTE: INT External Interrupt Enable bit
1 = Enables the INT external interrupt
0 = Disables the INT external interrupt
bit 3 IOCE: Interrupt-on-Change Enable bit
1 = Enables the interrupt-on-change
0 = Disables the interrupt-on-change
bit 2 TMR0IF: Timer0 Overflow Interrupt Flag bit
1 = TMR0 register has overflowed
0 = TMR0 register did not overflow
bit 1 INTF: INT External Interrupt Flag bit
1 = The INT external interrupt occurred
0 = The INT external interrupt did not occur
bit 0 IOCF: Interrupt-on-Change Interrupt Flag bit(1)
1 = When at least one of the interrupt-on-change pins changed state
0 = None of the interrupt-on-change pins have changed state
Note 1: The IOCF Flag bit is read-only and cleared when all the interrupt-on-change flags in the IOCBF register
have been cleared by software.

PIC16(L)F1847
REGISTER 8-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

TMR1GIE ADIE RCIE TXIE SSP1IE CCP1IE TMR2IE TMR1IE
bit 7 bit 0
Legend:
bit 7 TMR1GIE: Timer1 Gate Interrupt Enable bit

1 = Enables the Timer1 Gate Acquisition interrupt
0 = Disables the Timer1 Gate Acquisition interrupt
bit 6 ADIE: Analog-to-Digital Converter (ADC) Interrupt Enable bit
1 = Enables the ADC interrupt
0 = Disables the ADC interrupt
bit 5 RCIE: USART Receive Interrupt Enable bit
1 = Enables the USART receive interrupt
0 = Disables the USART receive interrupt
bit 4 TXIE: USART Transmit Interrupt Enable bit
1 = Enables the USART transmit interrupt
0 = Disables the USART transmit interrupt
bit 3 SSP1IE: Synchronous Serial Port 1 (MSSP1) Interrupt Enable bit
1 = Enables the MSSP1 interrupt
0 = Disables the MSSP1 interrupt
bit 2 CCP1IE: CCP1 Interrupt Enable bit
1 = Enables the CCP1 interrupt
0 = Disables the CCP1 interrupt
bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
1 = Enables the Timer2 to PR2 match interrupt
0 = Disables the Timer2 to PR2 match interrupt
bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit
1 = Enables the Timer1 overflow interrupt
0 = Disables the Timer1 overflow interrupt
Note: Bit PEIE of the INTCON register must be

set to enable any peripheral interrupt.

PIC16(L)F1847

R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 U-0 U-0 R/W-0/0
OSFIE C2IE C1IE EEIE BCL1IE — — CCP2IE
bit 7 bit 0
Legend:
bit 7 OSFIE: Oscillator Fail Interrupt Enable bit

1 = Enables the Oscillator Fail interrupt
0 = Disables the Oscillator Fail interrupt
bit 6 C2IE: Comparator C2 Interrupt Enable bit
1 = Enables the Comparator C2 interrupt
0 = Disables the Comparator C2 interrupt
bit 5 C1IE: Comparator C1 Interrupt Enable bit
1 = Enables the Comparator C1 interrupt
0 = Disables the Comparator C1 interrupt
bit 4 EEIE: EEPROM Write Completion Interrupt Enable bit
1 = Enables the EEPROM Write Completion interrupt
0 = Disables the EEPROM Write Completion interrupt
bit 3 BCL1IE: MSSP1 Bus Collision Interrupt Enable bit
1 = Enables the MSSP1 Bus Collision Interrupt
0 = Disables the MSSP1 Bus Collision Interrupt
Note: Bit PEIE of the INTCON register must be


PIC16(L)F1847

U-0 U-0 R/W-0/0 R/W-0/0 R/W-0/0 U-0 R/W-0/0 U-0
— — CCP4IE CCP3IE TMR6IE — TMR4IE —
bit 7 bit 0
Legend:

1 = Enables the TMR6 to PR6 Match interrupt
0 = Disables the TMR6 to PR6 Match interrupt
1 = Enables the TMR4 to PR4 Match interrupt
0 = Disables the TMR4 to PR4 Match interrupt
Note 1: Bit PEIE of the INTCON register must be


PIC16(L)F1847

U-0 U-0 U-0 U-0 U-0 U-0 R/W-0/0 R/W-0/0
— — — — — — BCL2IE SSP2IE
bit 7 bit 0
Legend:

bit 1 BCL2IE: MSSP2 Bus Collision Interrupt Enable bit
1 = Enables the MSSP2 Bus Collision Interrupt
0 = Disables the MSSP2 Bus Collision Interrupt
bit 0 SSP2IE: Master Synchronous Serial Port 2 (MSSP2) Interrupt Enable bit
1 = Enables the MSSP2 interrupt
0 = Disables the MSSP2 interrupt
Note 1: Bit PEIE of the INTCON register must be


PIC16(L)F1847
REGISTER 8-6: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0 R/W-0/0 R-0/0 R-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0
TMR1GIF ADIF RCIF TXIF SSP1IF CCP1IF TMR2IF TMR1IF
bit 7 bit 0
Legend:
bit 7 TMR1GIF: Timer1 Gate Interrupt Flag bit

1 = Interrupt is pending
0 = Interrupt is not pending
bit 6 ADIF: ADC Interrupt Flag bit
bit 5 RCIF: USART Receive Interrupt Flag bit
bit 4 TXIF: USART Transmit Interrupt Flag bit
bit 3 SSP1IF: Synchronous Serial Port 1 (MSSP1) Interrupt Flag bit
bit 2 CCP1IF: CCP1 Interrupt Flag bit
bit 1 TMR2IF: Timer2 to PR2 Interrupt Flag bit
bit 0 TMR1IF: Timer1 Overflow Interrupt Flag bit
Note: Interrupt flag bits are set when an interrupt

condition occurs, regardless of the state of
its corresponding enable bit or the Global
Enable bit, GIE of the INTCON register.
User software should ensure the
appropriate interrupt flag bits are clear prior
to enabling an interrupt.

PIC16(L)F1847

R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 U-0 U-0 R/W-0/0
OSFIF C2IF C1IF EEIF BCL1IF — — CCP2IF
bit 7 bit 0
Legend:
bit 7 OSFIF: Oscillator Fail Interrupt Flag bit

bit 6 C2IF: Comparator C2 Interrupt Flag bit
bit 5 C1IF: Comparator C1 Interrupt Flag bit
bit 4 EEIF: EEPROM Write Completion Interrupt Flag bit
bit 3 BCL1IF: MSSP1 Bus Collision Interrupt Flag bit
Note: Interrupt flag bits are set when an interrupt

condition occurs, regardless of the state of
its corresponding enable bit or the Global
Enable bit, GIE of the INTCON register.
User software should ensure the
appropriate interrupt flag bits are clear prior
to enabling an interrupt.

PIC16(L)F1847

U-0 U-0 R/W-0/0 R/W-0/0 R/W-0/0 U-0 R/W-0/0 U-0
— — CCP4IF CCP3IF TMR6IF — TMR4IF —
bit 7 bit 0
Legend:

bit 3 TMR6IF: TMR6 to PR6 Match Interrupt Flag bit
bit 1 TMR4IF: TMR4 to PR4 Match Interrupt Flag bit
Note 1: Interrupt flag bits are set when an inter-

rupt condition occurs, regardless of the
state of its corresponding enable bit or
the Global Enable bit, GIE of the INTCON
register. User software should ensure the
appropriate interrupt flag bits are clear
prior to enabling an interrupt.

PIC16(L)F1847

U-0 U-0 U-0 U-0 U-0 U-0 R/W/HS-0/0 R/W/HS-0/0
— — — — — — BCL2IF SSP2IF
bit 7 bit 0
Legend:
‘1’ = Bit is set ‘0’ = Bit is cleared HS = Bit is set by hardware

bit 1 BCL2IF: MSSP2 Bus Collision Interrupt Flag bit
1 = A Bus Collision was detected (must be cleared in software)
0 = No Bus collision was detected
bit 0 SSP2IF: Master Synchronous Serial Port 2 (MSSP2) Interrupt Flag bit
1 = The Transmission/Reception/Bus Condition is complete (must be cleared in software)
0 = Waiting to Transmit/Receive/Bus Condition in progress
Note 1: Interrupt flag bits are set when an inter-

rupt condition occurs, regardless of the
state of its corresponding enable bit or
the Global Enable bit, GIE of the INTCON
register. User software should ensure the
appropriate interrupt flag bits are clear
prior to enabling an interrupt.
TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Register
on Page
INTCON GIE PEIE TMR0IE INTE IOCE TMR0IF INTF IOCF 83

OPTION_REG WPUEN INTEDG TMR0CS TMR0SE PSA PS<2:0> 163
PIE1 TMR1GIE ADIE RCIE TXIE SSP1IE CCP1IE TMR2IE TMR1IE 84
PIE3 — — CCP4IE CCP3IE TMR6IE — TMR4IE — 86
PIE4 — — — — — — BCL2IE SSP2IE 87
PIR1 TMR1GIF ADIF RCIF TXIF SSP1IF CCP1IF TMR2IF TMR1IF 88
PIR3 — — CCP4IF CCP3IF TMR6IF — TMR4IF — 90
PIR4 — — — — — — BCL2IF SSP2IF 91
Legend: — = unimplemented locations read as ‘0’. Shaded cells are not used by interrupts.

PIC16(L)F1847
9.0 POWER-DOWN MODE (SLEEP) 9.1 Wake-up from Sleep
The Power-Down mode is entered by executing a The device can wake-up from Sleep through one of the
SLEEP instruction. following events:
Upon entering Sleep mode, the following conditions 1. External Reset input on MCLR pin, if enabled
exist: 2. BOR Reset, if enabled
1. WDT will be cleared but keeps running, if 3. POR Reset
enabled for operation during Sleep. 4. Watchdog Timer, if enabled
2. PD bit of the STATUS register is cleared. 5. Any external interrupt
3. TO bit of the STATUS register is set. 6. Interrupts by peripherals capable of running
4. CPU clock is disabled. during Sleep (see individual peripheral for more
5. 31 kHz LFINTOSC is unaffected and peripherals information)
that operate from it may continue operation in The first three events will cause a device Reset. The
Sleep. last three events are considered a continuation of
6. Timer1 oscillator is unaffected and peripherals program execution. To determine whether a device
that operate from it may continue operation in Reset or wake-up event occurred, refer to Section 7.11
Sleep. “Determining the Cause of a Reset”.
7. ADC is unaffected, if the dedicated FRC clock is When the SLEEP instruction is being executed, the next
selected. instruction (PC + 1) is prefetched. For the device to
8. Capacitive Sensing oscillator is unaffected. wake-up through an interrupt event, the corresponding
9. I/O ports maintain the status they had before interrupt enable bit must be enabled. Wake-up will
SLEEP was executed (driving high, low or high- occur regardless of the state of the GIE bit. If the GIE
impedance). bit is disabled, the device continues execution at the
instruction after the SLEEP instruction. If the GIE bit is
10. Resets other than WDT are not affected by
enabled, the device executes the instruction after the
Sleep mode.
SLEEP instruction, the device will call the Interrupt
Refer to individual chapters for more details on Service Routine. In cases where the execution of the
peripheral operation during Sleep. instruction following SLEEP is not desirable, the user
To minimize current consumption, the following should have a NOP after the SLEEP instruction.
conditions should be considered: The WDT is cleared when the device wakes up from
• I/O pins should not be floating Sleep, regardless of the source of wake-up.
• External circuitry sinking current from I/O pins
• Internal circuitry sourcing current from I/O pins
• Current draw from pins with internal weak pull-ups
• Modules using 31 kHz LFINTOSC
• Modules using Timer1 oscillator
I/O pins that are high-impedance inputs should be
pulled to VDD or VSS externally to avoid switching
currents caused by floating inputs.
Examples of internal circuitry that might be sourcing
current include modules such as the DAC and FVR
modules. See Section 17.0 “Digital-to-Analog
Converter (DAC) Module” and Section TABLE 14-1:
“Summary of Registers Associated with the Fixed
Voltage Reference” for more information on these
modules.

PIC16(L)F1847
9.1.1 WAKE-UP USING INTERRUPTS • If the interrupt occurs during or after the
execution of a SLEEP instruction
When global interrupts are disabled (GIE cleared) and
any interrupt source has both its interrupt enable bit - SLEEP instruction will be completely
and interrupt flag bit set, one of the following will occur: executed
- Device will immediately wake-up from Sleep
• If the interrupt occurs before the execution of a
SLEEP instruction - WDT and WDT prescaler will be cleared
- SLEEP instruction will execute as a NOP. - TO bit of the STATUS register will be set
- WDT and WDT prescaler will not be cleared - PD bit of the STATUS register will be cleared.
- TO bit of the STATUS register will not be set Even if the flag bits were checked before executing a
- PD bit of the STATUS register will not be SLEEP instruction, it may be possible for flag bits to
cleared. become set before the SLEEP instruction completes. To
determine whether a SLEEP instruction executed, test
the PD bit. If the PD bit is set, the SLEEP instruction
was executed as a NOP.
FIGURE 9-1: WAKE-UP FROM SLEEP THROUGH INTERRUPT

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
OSC1(1)
CLKOUT(2) TOST(3)
Interrupt flag Interrupt Latency (4)
GIE bit
(INTCON reg.) Processor in
Sleep
Instruction Flow
PC PC PC + 1 PC + 2 PC + 2 PC + 2 0004h 0005h
Instruction Inst(PC + 1) Inst(PC + 2) Inst(0004h) Inst(0005h)
Fetched Inst(PC) = Sleep
Instruction Sleep Inst(PC + 1) Dummy Cycle Dummy Cycle
Executed Inst(PC - 1) Inst(0004h)
Note 1: XT, HS or LP Oscillator mode assumed.

2: CLKOUT is not available in XT, HS, or LP Oscillator modes, but shown here for timing reference.
3: TOST = 1024 TOSC (drawing not to scale). This delay applies only to XT, HS or LP Oscillator modes.
4: GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.
TABLE 9-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Register on
Page

IOCBF IOCBF7 IOCBF6 IOCBF5 IOCBF4 IOCBF3 IOCBF2 IOCBF1 IOCBF0 124
IOCBN IOCBN7 IOCBN6 IOCBN5 IOCBN4 IOCBN3 IOCBN2 IOCBN1 IOCBN0 124
IOCBP IOCBP7 IOCBP6 IOCBP5 IOCBP4 IOCBP3 IOCBP2 IOCBP1 IOCBP0 124
PIE4 — — — — — — BCL2IE SSP2IE 87
PIR4 — — — — — — BCL2IF SSP2IF 91
STATUS — — — TO PD Z DC C 18
WDTCON — — WDTPS<4:0> SWDTEN 96
Legend: — = unimplemented, read as ‘0’. Shaded cells are not used in Power-Down mode.

PIC16(L)F1847
10.0 WATCHDOG TIMER
The Watchdog Timer is a system timer that generates
a Reset if the firmware does not issue a CLRWDT
instruction within the time-out period. The Watchdog
Timer is typically used to recover the system from
unexpected events.
The WDT has the following features:
• Independent clock source
• Multiple operating modes
- WDT is always on
- WDT is off when in Sleep
- WDT is controlled by software
- WDT is always off
• Configurable time-out period is from 1 ms to 256
seconds (typical)
• Multiple Reset conditions
• Operation during Sleep
FIGURE 10-1: WATCHDOG TIMER BLOCK DIAGRAM
WDTE<1:0> = 01
SWDTEN
WDTE<1:0> = 11 23-bit Programmable

LFINTOSC WDT Time-out
Prescaler WDT
WDTE<1:0> = 10
Sleep
WDTPS<4:0>

PIC16(L)F1847
10.1 Independent Clock Source 10.3 Time-Out Period
The WDT derives its time base from the 31 kHz The WDTPS bits of the WDTCON register set the
LFINTOSC internal oscillator. time-out period from 1 ms to 256 seconds. After a
Reset, the default time-out period is two seconds.
10.2 WDT Operating Modes
10.4 Clearing the WDT
The Watchdog Timer module has four operating modes
controlled by the WDTE<1:0> bits in Configuration The WDT is cleared when any of the following
Words. See Table 10-1. conditions occur:
• Any Reset
10.2.1 WDT IS ALWAYS ON
• CLRWDT instruction is executed
When the WDTE bits of Configuration Words are set to
• Device enters Sleep
‘11’, the WDT is always on.
• Device wakes up from Sleep
WDT protection is active during Sleep.
• Oscillator fail event
10.2.2 WDT IS OFF IN SLEEP • WDT is disabled
• Oscillator Start-up TImer (OST) is running
When the WDTE bits of Configuration Words are set to
‘10’, the WDT is on, except in Sleep. See Table 10-2 for more information.
WDT protection is not active during Sleep.
10.2.3 WDT CONTROLLED BY SOFTWARE
When the device enters Sleep, the WDT is cleared. If
When the WDTE bits of Configuration Words are set to the WDT is enabled during Sleep, the WDT resumes
‘01’, the WDT is controlled by the SWDTEN bit of the counting.
WDTCON register.
When the device exits Sleep, the WDT is cleared
WDT protection is unchanged by Sleep. See again. The WDT remains clear until the OST, if
Table 10-1 for more details. enabled, completes. See Section 5.0 “Oscillator
Module (With Fail-Safe Clock Monitor)” for more
TABLE 10-1: WDT OPERATING MODES information on the OST.
WDTE Device WDT When a WDT time-out occurs while the device is in
Config bits
SWDTEN
Mode Mode Sleep, no Reset is generated. Instead, the device
wakes up and resumes operation. The TO and PD bits
WDT_ON (11) X X Active in the STATUS register are changed to indicate the
event. See Section 3.0 “Memory Organization” for
WDT_NSLEEP (10) X Awake Active more information.
WDT_NSLEEP (10) X Sleep Disabled
WDT_SWDTEN (01) 1 X Active
WDT_SWDTEN (01) 0 X Disabled
WDT_OFF (00) X X Disabled
TABLE 10-2: WDT CLEARING CONDITIONS

Conditions WDT
WDTE<1:0> = 00
WDTE<1:0> = 01 and SWDTEN = 0
WDTE<1:0> = 10 and enter Sleep
Cleared
CLRWDT Command
Oscillator Fail Detected
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK
Exit Sleep + System Clock = XT, HS, LP Cleared until the end of OST
Change INTOSC divider (IRCF bits) Unaffected

PIC16(L)F1847
10.6 Register Definitions: Watchdog Timer Control
REGISTER 10-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0 U-0 R/W-0/0 R/W-1/1 R/W-0/0 R/W-1/1 R/W-1/1 R/W-0/0
— — WDTPS<4:0> SWDTEN
bit 7 bit 0
Legend:
u = Bit is unchanged x = Bit is unknown -m/n = Value at POR and BOR/Value at all other Resets

bit 5-1 WDTPS<4:0>: Watchdog Timer Period Select bits
Bit Value = Prescale Rate
00000 = 1:32 (Interval 1 ms typ)
00001 = 1:64 (Interval 2 ms typ)
00010 = 1:128 (Interval 4 ms typ)
00011 = 1:256 (Interval 8 ms typ)
00100 = 1:512 (Interval 16 ms typ)
00101 = 1:1024 (Interval 32 ms typ)
00110 = 1:2048 (Interval 64 ms typ)
00111 = 1:4096 (Interval 128 ms typ)
01000 = 1:8192 (Interval 256 ms typ)
01001 = 1:16384 (Interval 512 ms typ)
01010 = 1:32768 (Interval 1s typ)
01011 = 1:65536 (Interval 2s typ) (Reset value)
01100 = 1:131072 (217) (Interval 4s typ)
01101 = 1:262144 (218) (Interval 8s typ)
01110 = 1:524288 (219) (Interval 16s typ)
01111 = 1:1048576 (220) (Interval 32s typ)
10000 = 1:2097152 (221) (Interval 64s typ)
10001 = 1:4194304 (222) (Interval 128s typ)
10010 = 1:8388608 (223) (Interval 256s typ)
10011 = Reserved. Results in minimum interval (1:32)

•
•
•
11111 = Reserved. Results in minimum interval (1:32)
bit 0 SWDTEN: Software Enable/Disable for Watchdog Timer bit
If WDTE<1:0> = 00:
If WDTE<1:0> = 01:
1 = WDT is turned on
0 = WDT is turned off
If WDTE<1:0> = 1x:

PIC16(L)F1847
11.0 DATA EEPROM AND FLASH 11.1 EEADRL and EEADRH Registers
PROGRAM MEMORY The EEADRH:EEADRL register pair can address up to
CONTROL a maximum of 256 bytes of data EEPROM or up to a
maximum of 32K words of program memory.
The Data EEPROM and Flash program memory are
readable and writable during normal operation (full VDD When selecting a program address value, the MSB of
range). These memories are not directly mapped in the the address is written to the EEADRH register and the
register file space. Instead, they are indirectly LSB is written to the EEADRL register. When selecting
addressed through the Special Function Registers a EEPROM address value, only the LSB of the address
(SFRs). There are six SFRs used to access these is written to the EEADRL register.
memories:
11.1.1 EECON1 AND EECON2 REGISTERS
• EECON1
EECON1 is the control register for EE memory
• EECON2
accesses.
• EEDATL
Control bit EEPGD determines if the access will be a
• EEDATH
program or data memory access. When clear, any
• EEADRL subsequent operations will operate on the EEPROM
• EEADRH memory. When set, any subsequent operations will
When interfacing the data memory block, EEDATL operate on the program memory. On Reset, EEPROM is
holds the 8-bit data for read/write, and EEADRL holds selected by default.
the address of the EEDATL location being accessed. Control bits RD and WR initiate read and write,
These devices have 256 bytes of data EEPROM with respectively. These bits cannot be cleared, only set, in
an address range from 0h to 0FFh. software. They are cleared in hardware at completion
When accessing the program memory block, the of the read or write operation. The inability to clear the
EEDATH:EEDATL register pair forms a 2-byte word WR bit in software prevents the accidental, premature
that holds the 14-bit data for read/write, and the termination of a write operation.
EEADRL and EEADRH registers form a 2-byte word The WREN bit, when set, will allow a write operation to
that holds the 15-bit address of the program memory occur. On power-up, the WREN bit is clear. The
location being read. WRERR bit is set when a write operation is interrupted
The EEPROM data memory allows byte read and write. by a Reset during normal operation. In these situations,
An EEPROM byte write automatically erases the loca- following Reset, the user can check the WRERR bit
tion and writes the new data (erase before write). and execute the appropriate error handling routine.
The write time is controlled by an on-chip timer. The Interrupt flag bit EEIF of the PIR2 register is set when
write/erase voltages are generated by an on-chip the write is complete. It must be cleared in the software.
charge pump rated to operate over the voltage range of Reading EECON2 will read all ‘0’s. The EECON2
the device for byte or word operations. register is used exclusively in the data EEPROM write
Depending on the setting of the Flash Program sequence. To enable writes, a specific pattern must be
Memory Self Write Enable bits WRT<1:0> of the written to EECON2.
Configuration Words, the device may or may not be
able to write certain blocks of the program memory.
However, reads from the program memory are always
allowed.
When the device is code-protected, the device
programmer can no longer access data or program
memory. When code-protected, the CPU may continue
to read and write the data EEPROM memory and Flash
program memory.

PIC16(L)F1847
11.2 Using the Data EEPROM 11.2.2 WRITING TO THE DATA EEPROM
MEMORY
The data EEPROM is a high-endurance, byte address-
able array that has been optimized for the storage of To write an EEPROM data location, the user must first
frequently changing information (e.g., program write the address to the EEADRL register and the data
variables or other data that are updated often). When to the EEDATL register. Then the user must follow a
variables in one section change frequently, while specific sequence to initiate the write for each byte.
variables in another section do not change, it is The write will not initiate if the above sequence is not
possible to exceed the total number of write cycles to followed exactly (write 55h to EECON2, write AAh to
the EEPROM without exceeding the total number of EECON2, then set WR bit) for each byte. Interrupts
write cycles to a single byte. Refer to Section 30.0 should be disabled during this code segment.
“Electrical Specifications”. If this is the case, then a
Additionally, the WREN bit in EECON1 must be set to
refresh of the array must be performed. For this reason,
enable write. This mechanism prevents accidental
variables that change infrequently (such as constants,
writes to data EEPROM due to errant (unexpected)
IDs, calibration, etc.) should be stored in Flash program
code execution (i.e., lost programs). The user should
memory.
keep the WREN bit clear at all times, except when
11.2.1 READING THE DATA EEPROM updating EEPROM. The WREN bit is not cleared
by hardware.
MEMORY
After a write sequence has been initiated, clearing the
To read a data memory location, the user must write the
WREN bit will not affect this write cycle. The WR bit will
address to the EEADRL register, clear the EEPGD and
be inhibited from being set unless the WREN bit is set.
CFGS control bits of the EECON1 register, and then
set control bit RD. The data is available at the very next At the completion of the write cycle, the WR bit is
cycle, in the EEDATL register; therefore, it can be read cleared in hardware and the EE Write Complete
in the next instruction. EEDATL will hold this value until Interrupt Flag bit (EEIF) is set. The user can either
another read or until it is written to by the user (during enable this interrupt or poll this bit. EEIF must be
a write operation). cleared by software.
EXAMPLE 11-1: DATA EEPROM READ 11.2.3 PROTECTION AGAINST SPURIOUS

WRITE
BANKSEL EEADRL ;
MOVLW DATA_EE_ADDR ; There are conditions when the user may not want to
MOVWF EEADRL ;Data Memory write to the data EEPROM memory. To protect against
;Address to read spurious EEPROM writes, various mechanisms have
BCF EECON1, CFGS ;Deselect Config space been built-in. On power-up, WREN is cleared. Also, the
BCF EECON1, EEPGD;Point to DATA memory Power-up Timer (64 ms duration) prevents EEPROM
BSF EECON1, RD ;EE Read
write.
MOVF EEDATL, W ;W = EEDATL
The write initiate sequence and the WREN bit together
help prevent an accidental write during:
• Brown-out
Note: Data EEPROM can be read regardless of
the setting of the CPD bit. • Power Glitch
• Software Malfunction
11.2.4 DATA EEPROM OPERATION

DURING CODE-PROTECT
Data memory can be code-protected by programming
the CPD bit in the Configuration Words to ‘0’.
When the data memory is code-protected, only the
CPU is able to read and write data to the data
EEPROM. It is recommended to code-protect the
program memory when code-protecting data memory.
This prevents anyone from replacing your program with
a program that will access the contents of the data
EEPROM.

PIC16(L)F1847
EXAMPLE 11-2: DATA EEPROM WRITE
BANKSEL EEADRL ;
MOVLW DATA_EE_ADDR ;
MOVWF EEADRL ;Data Memory Address to write
MOVLW DATA_EE_DATA ;
MOVWF EEDATL ;Data Memory Value to write
BCF EECON1, CFGS ;Deselect Configuration space
BCF EECON1, EEPGD ;Point to DATA memory
BSF EECON1, WREN ;Enable writes
BCF INTCON, GIE ;Disable INTs.

MOVLW 55h ;
Sequence
MOVWF EECON2 ;Write 55h

Required
MOVLW 0AAh ;
MOVWF EECON2 ;Write AAh
BSF EECON1, WR ;Set WR bit to begin write
BSF INTCON, GIE ;Enable Interrupts
BCF EECON1, WREN ;Disable writes
BTFSC EECON1, WR ;Wait for write to complete
GOTO $-2 ;Done
FIGURE 11-1: FLASH PROGRAM MEMORY READ CYCLE EXECUTION
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
Flash ADDR PC PC + 1 EEADRH,EEADRL PC +3

PC+3 PC + 4 PC + 5
Flash Data INSTR (PC) INSTR (PC + 1) EEDATH,EEDATL INSTR (PC + 3) INSTR (PC + 4)
INSTR(PC - 1) BSF EECON1,RD INSTR(PC + 1) Forced NOP INSTR(PC + 3) INSTR(PC + 4)

executed here executed here executed here executed here executed here executed here
RD bit
EEDATH
EEDATL
Register
EERHLT

PIC16(L)F1847
11.3 Flash Program Memory Overview 11.3.1 READING THE FLASH PROGRAM
MEMORY
It is important to understand the Flash program
memory structure for erase and programming opera- To read a program memory location, the user must:
tions. Flash Program memory is arranged in rows. A 1. Write the Least and Most Significant address
row consists of a fixed number of 14-bit program bits to the EEADRH:EEADRL register pair.
memory words. A row is the minimum block size that 2. Clear the CFGS bit of the EECON1 register.
can be erased by user software.
3. Set the EEPGD control bit of the EECON1
Flash program memory may only be written or erased register.
if the destination address is in a segment of memory 4. Then, set control bit RD of the EECON1 register.
that is not write-protected, as defined in bits WRT<1:0>
of Configuration Words. Once the read control bit is set, the program memory
Flash controller will use the second instruction cycle to
After a row has been erased, the user can reprogram read the data. This causes the second instruction
all or a portion of this row. Data to be written into the immediately following the “BSF EECON1,RD” instruction
program memory row is written to 14-bit wide data write to be ignored. The data is available in the very next cycle,
latches. These write latches are not directly accessible in the EEDATH:EEDATL register pair; therefore, it can
to the user, but may be loaded via sequential writes to be read as two bytes in the following instructions.
the EEDATH:EEDATL register pair.
EEDATH:EEDATL register pair will hold this value until
Note: If the user wants to modify only a portion another read or until it is written to by the user.
of a previously programmed row, then the
contents of the entire row must be read Note 1: The two instructions following a program
and saved in RAM prior to the erase. memory read are required to be NOPs.
This prevents the user from executing a
The number of data write latches is not equivalent to two-cycle instruction on the next
the number of row locations. During programming, user instruction after the RD bit is set.
software will need to fill the set of write latches and
2: Flash program memory can be read
initiate a programming operation multiple times in order
regardless of the setting of the CP bit.
to fully reprogram an erased row. For example, a
device with a row size of 32 words and eight write
latches will need to load the write latches with data and
initiate a programming operation four times.
The size of a program memory row and the number of
program memory write latches may vary by device.
See Table 11-1 for details.
TABLE 11-1: FLASH MEMORY

ORGANIZATION BY DEVICE
Erase Block Number of
Device
(Row) Size Write Latches
PIC16(L)F1847 32 words 32
Note 1: EEADRL<4:0> = 00000

PIC16(L)F1847
EXAMPLE 11-3: FLASH PROGRAM MEMORY READ
* This code block will read 1 word of program
* memory at the memory address:
PROG_ADDR_HI : PROG_ADDR_LO
* data will be returned in the variables;
* PROG_DATA_HI, PROG_DATA_LO
BANKSEL EEADRL ; Select Bank for EEPROM registers

MOVLW PROG_ADDR_LO ;
MOVWF EEADRL ; Store LSB of address
MOVLW PROG_ADDR_HI ;
MOVWL EEADRH ; Store MSB of address
BCF EECON1,CFGS ; Do not select Configuration Space

BSF EECON1,EEPGD ; Select Program Memory
BCF INTCON,GIE ; Disable interrupts
BSF EECON1,RD ; Initiate read
NOP ; Executed (Figure 11-1)
NOP ; Ignored (Figure 11-1)
BSF INTCON,GIE ; Restore interrupts
MOVF EEDATL,W ; Get LSB of word

MOVWF PROG_DATA_LO ; Store in user location
MOVF EEDATH,W ; Get MSB of word
MOVWF PROG_DATA_HI ; Store in user location

PIC16(L)F1847
11.3.2 ERASING FLASH PROGRAM The following steps should be completed to load the
MEMORY write latches and program a block of program memory.
These steps are divided into two parts. First, all write
While executing code, program memory can only be
latches are loaded with data except for the last program
erased by rows. To erase a row:
memory location. Then, the last write latch is loaded
1. Load the EEADRH:EEADRL register pair with and the programming sequence is initiated. A special
the address of new row to be erased. unlock sequence is required to load a write latch with
2. Clear the CFGS bit of the EECON1 register. data or initiate a Flash programming operation. This
3. Set the EEPGD, FREE and WREN bits of the unlock sequence should not be interrupted.
EECON1 register. 1. Set the EEPGD and WREN bits of the EECON1
4. Write 55h, then AAh, to EECON2 (Flash register.
programming unlock sequence). 2. Clear the CFGS bit of the EECON1 register.
5. Set control bit WR of the EECON1 register to 3. Set the LWLO bit of the EECON1 register. When
begin the erase operation. the LWLO bit of the EECON1 register is ‘1’, the
6. Poll the FREE bit in the EECON1 register to write sequence will only load the write latches
determine when the row erase has completed. and will not initiate the write to Flash program
memory.
See Example 11-4.
4. Load the EEADRH:EEADRL register pair with
After the “BSF EECON1,WR” instruction, the processor the address of the location to be written.
requires two cycles to set up the erase operation. The
5. Load the EEDATH:EEDATL register pair with
user must place two NOP instructions after the WR bit is
the program memory data to be written.
set. The processor will halt internal operations for the
typical 2 ms erase time. This is not Sleep mode as the 6. Write 55h, then AAh, to EECON2, then set the
clocks and peripherals will continue to run. After the WR bit of the EECON1 register (Flash
erase cycle, the processor will resume operation with programming unlock sequence). The write latch
the third instruction after the EECON1 write instruction. is now loaded.
7. Increment the EEADRH:EEADRL register pair
11.3.3 WRITING TO FLASH PROGRAM to point to the next location.
MEMORY 8. Repeat steps 5 through 7 until all but the last
Program memory is programmed using the following write latch has been loaded.
steps: 9. Clear the LWLO bit of the EECON1 register.
When the LWLO bit of the EECON1 register is
1. Load the starting address of the word(s) to be
‘0’, the write sequence will initiate the write to
programmed.
Flash program memory.
2. Load the write latches with data.
10. Load the EEDATH:EEDATL register pair with
3. Initiate a programming operation. the program memory data to be written.
4. Repeat steps 1 through 3 until all data is written. 11. Write 55h, then AAh, to EECON2, then set the
Before writing to program memory, the word(s) to be WR bit of the EECON1 register (Flash
written must be erased or previously unwritten. programming unlock sequence). The entire
Program memory can only be erased one row at a time. latch block is now written to Flash program
No automatic erase occurs upon the initiation of the memory.
write. It is not necessary to load the entire write latch block
Program memory can be written one or more words at with user program data. However, the entire write latch
a time. The maximum number of words written at one block will be written to program memory.
time is equal to the number of write latches. See An example of the complete write sequence for eight
Figure 11-2 (block writes to program memory with 32 words is shown in Example 11-5. The initial address is
write latches) for more details. The write latches are loaded into the EEADRH:EEADRL register pair; the
aligned to the address boundary defined by EEADRL eight words of data are loaded using indirect addressing.
as shown in Table 11-1. Write operations do not cross
these boundaries. At the completion of a program Note: If the number of write latches is smaller
memory write operation, the write latches are reset to than the erase block size, the code
contain 0x3FFF. sequence provided in Example 11-5 must
be repeated multiple times to fully program
an erased program memory row.

PIC16(L)F1847
After the “BSF EECON1,WR” instruction, the processor continue to run. The processor does not stall when
requires two cycles to set up the write operation. The LWLO = 1, loading the write latches. After the write
user must place two NOP instructions after the WR bit is cycle, the processor will resume operation with the third
set. The processor will halt internal operations for the instruction after the EECON1 write instruction.
typical 2 ms, only during the cycle in which the write
takes place (i.e., the last word of the block write). This
is not Sleep mode as the clocks and peripherals will
FIGURE 11-2: BLOCK WRITES TO FLASH PROGRAM MEMORY WITH 32 WRITE LATCHES
7 5 0 7 0
EEDATH EEDATA
6 8
First word of block Last word of block

to be written to be written
14 14 14 14
EEADRL<4:0> = 00000 EEADRL<4:0> = 00001 EEADRL<4:0> = 00010 EEADRL<4:0> = 11111
Buffer Register Buffer Register Buffer Register Buffer Register
Program Memory

PIC16(L)F1847
EXAMPLE 11-4: ERASING ONE ROW OF PROGRAM MEMORY -
; This row erase routine assumes the following:
; 1. A valid address within the erase block is loaded in ADDRH:ADDRL
; 2. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F
BCF INTCON,GIE ; Disable ints so required sequences will execute properly

BANKSEL EEADRL
MOVF ADDRL,W ; Load lower 8 bits of erase address boundary
MOVWF EEADRL
MOVF ADDRH,W ; Load upper 6 bits of erase address boundary
MOVWF EEADRH
BSF EECON1,EEPGD ; Point to program memory
BCF EECON1,CFGS ; Not configuration space
BSF EECON1,FREE ; Specify an erase operation
BSF EECON1,WREN ; Enable writes
MOVLW 55h ; Start of required sequence to initiate erase

MOVWF EECON2 ; Write 55h
Sequence
MOVLW 0AAh ;
Required
MOVWF EECON2 ; Write AAh

BSF EECON1,WR ; Set WR bit to begin erase
NOP ; Any instructions here are ignored as processor
; halts to begin erase sequence
NOP ; Processor will stop here and wait for erase complete.
; after erase processor continues with 3rd instruction
BCF EECON1,WREN ; Disable writes

BSF INTCON,GIE ; Enable interrupts

PIC16(L)F1847
EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY
; This write routine assumes the following:
; 1. The 16 bytes of data are loaded, starting at the address in DATA_ADDR
; 2. Each word of data to be written is made up of two adjacent bytes in DATA_ADDR,
; stored in little endian format
; 3. A valid starting address (the least significant bits = 000) is loaded in ADDRH:ADDRL
; 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F
;
BCF INTCON,GIE ; Disable ints so required sequences will execute properly
BANKSEL EEADRH ; Bank 3
MOVF ADDRH,W ; Load initial address
MOVWF EEADRH ;
MOVF ADDRL,W ;
MOVWF EEADRL ;
MOVLW LOW DATA_ADDR ; Load initial data address
MOVWF FSR0L ;
MOVLW HIGH DATA_ADDR ; Load initial data address
MOVWF FSR0H ;
BSF EECON1,EEPGD ; Point to program memory
BCF EECON1,CFGS ; Not configuration space
BSF EECON1,WREN ; Enable writes
BSF EECON1,LWLO ; Only Load Write Latches
LOOP
MOVIW FSR0++ ; Load first data byte into lower
MOVWF EEDATL ;
MOVIW FSR0++ ; Load second data byte into upper
MOVWF EEDATH ;
MOVF EEADRL,W ; Check if lower bits of address are '000'

XORLW 0x07 ; Check if we're on the last of 8 addresses
ANDLW 0x07 ;
BTFSC STATUS,Z ; Exit if last of eight words,
GOTO START_WRITE ;
MOVLW 55h ; Start of required write sequence:

MOVLW 0AAh ;
Sequence
Required

BSF EECON1,WR ; Set WR bit to begin write
; halts to begin write sequence
NOP ; Processor will stop here and wait for write to complete.
; After write processor continues with 3rd instruction.
INCF EEADRL,F ; Still loading latches Increment address

GOTO LOOP ; Write next latches
START_WRITE
BCF EECON1,LWLO ; No more loading latches - Actually start Flash program
; memory write
MOVLW 55h ; Start of required write sequence:

Sequence
MOVLW 0AAh ;
Required

BSF EECON1,WR ; Set WR bit to begin write
; halts to begin write sequence
NOP ; Processor will stop here and wait for write complete.
; after write processor continues with 3rd instruction

BCF EECON1,WREN ; Disable writes
BSF INTCON,GIE ; Enable interrupts

PIC16(L)F1847
11.4 Modifying Flash Program Memory 11.5 User ID, Device ID and
When modifying existing data in a program memory
Configuration Word Access
row, and data within that row must be preserved, it must Instead of accessing program memory or EEPROM
first be read and saved in a RAM image. Program data memory, the User ID’s, Device ID/Revision ID and
memory is modified using the following steps: Configuration Words can be accessed when CFGS = 1
1. Load the starting address of the row to be in the EECON1 register. This is the region that would
modified. be pointed to by PC<15> = 1, but not all addresses are
2. Read the existing data from the row into a RAM accessible. Different access may exist for reads and
image. writes. Refer to Table 11-2.
3. Modify the RAM image to contain the new data When read access is initiated on an address outside the
to be written into program memory. parameters listed in Table 11-2, the EEDATH:EEDATL
4. Load the starting address of the row to be register pair is cleared.
rewritten.
5. Erase the program memory row.
6. Load the write latches with data from the RAM
image.
7. Initiate a programming operation.
8. Repeat steps 6 and 7 as many times as required
to reprogram the erased row.
TABLE 11-2: USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS = 1)
Address Function Read Access Write Access
8000h-8003h User IDs Yes Yes
8006h Device ID/Revision ID Yes No
8007h-8008h Configuration Words 1 and 2 Yes No
EXAMPLE 11-3: CONFIGURATION WORD AND DEVICE ID ACCESS

* This code block will read 1 word of program memory at the memory address:
* PROG_ADDR_LO (must be 00h-08h) data will be returned in the variables;
* PROG_DATA_HI, PROG_DATA_LO
BANKSEL EEADRL ; Select correct Bank

MOVLW PROG_ADDR_LO ;
MOVWF EEADRL ; Store LSB of address
CLRF EEADRH ; Clear MSB of address
BSF EECON1,CFGS ; Select Configuration Space

BCF INTCON,GIE ; Disable interrupts
BSF EECON1,RD ; Initiate read
NOP ; Executed (See Figure 11-1)
NOP ; Ignored (See Figure 11-1)
BSF INTCON,GIE ; Restore interrupts
MOVF EEDATL,W ; Get LSB of word

MOVWF PROG_DATA_LO ; Store in user location
MOVF EEDATH,W ; Get MSB of word
MOVWF PROG_DATA_HI ; Store in user location

PIC16(L)F1847
11.6 Write/Verify
Depending on the application, good programming
practice may dictate that the value written to the data
EEPROM or program memory should be verified (see
Example 11-6) to the desired value to be written.
Example 11-6 shows how to verify a write to EEPROM.
EXAMPLE 11-6: EEPROM WRITE/VERIFY

BANKSEL EEDATL ;
MOVF EEDATL, W ;EEDATL not changed
;from previous write
BSF EECON1, RD ;YES, Read the
;value written
XORWF EEDATL, W ;
BTFSS STATUS, Z ;Is data the same
GOTO WRITE_ERR ;No, handle error
: ;Yes, continue

PIC16(L)F1847
11.7 Register Definitions: EEPROM and Flash Control
REGISTER 11-1: EEDATL: EEPROM DATA REGISTER
R/W-x/u R/W-x/u R/W-x/u R/W-x/u R/W-x/u R/W-x/u R/W-x/u R/W-x/u
EEDAT<7:0>
bit 7 bit 0
Legend:
bit 7-0 EEDAT<7:0>: Read/write value for EEPROM data byte or Least Significant bits of program memory
REGISTER 11-2: EEDATH: EEPROM DATA HIGH BYTE REGISTER

U-0 U-0 R/W-x/u R/W-x/u R/W-x/u R/W-x/u R/W-x/u R/W-x/u
— — EEDAT<13:8>
bit 7 bit 0
Legend:

bit 5-0 EEDAT<13:8>: Read/write value for Most Significant bits of program memory
REGISTER 11-3: EEADRL: EEPROM ADDRESS REGISTER

EEADR<7:0>
bit 7 bit 0
Legend:
bit 7-0 EEADR<7:0>: Specifies the Least Significant bits for program memory address or EEPROM address
REGISTER 11-4: EEADRH: EEPROM ADDRESS HIGH BYTE REGISTER

U-1 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0
—(1) EEADR<14:8>
bit 7 bit 0
Legend:

bit 6-0 EEADR<14:8>: Specifies the Most Significant bits for program memory address or EEPROM address
Note 1: Unimplemented, read as ‘1’.

PIC16(L)F1847
REGISTER 11-5: EECON1: EEPROM CONTROL 1 REGISTER

R/W-0/0 R/W-0/0 R/W-0/0 R/W/HC-0/0 R/W-x/q R/W-0/0 R/S/HC-0/0 R/S/HC-0/0
EEPGD CFGS LWLO FREE WRERR WREN WR RD
bit 7 bit 0
Legend:
S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets
‘1’ = Bit is set ‘0’ = Bit is cleared HC = Bit is cleared by hardware
bit 7 EEPGD: Flash Program/Data EEPROM Memory Select bit

1 = Accesses program space Flash memory
0 = Accesses data EEPROM memory
bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit
1 = Accesses Configuration, User ID and Device ID Registers
0 = Accesses Flash Program or data EEPROM Memory
bit 5 LWLO: Load Write Latches Only bit
If CFGS = 1 (Configuration space) OR CFGS = 0 and EEPGD = 1 (program Flash):
1 = The next WR command does not initiate a write; only the program memory latches are
updated.
0 = The next WR command writes a value from EEDATH:EEDATL into program memory latches
and initiates a write of all the data stored in the program memory latches.
If CFGS = 0 and EEPGD = 0: (Accessing data EEPROM)

LWLO is ignored. The next WR command initiates a write to the data EEPROM.
bit 4 FREE: Program Flash Erase Enable bit
If CFGS = 1 (Configuration space) OR CFGS = 0 and EEPGD = 1 (program Flash):
1 = Performs an erase operation on the next WR command (cleared by hardware after
completion of erase).
0 = Performs a write operation on the next WR command.
If EEPGD = 0 and CFGS = 0: (Accessing data EEPROM)

FREE is ignored. The next WR command will initiate both a erase cycle and a write cycle.
bit 3 WRERR: EEPROM Error Flag bit
1 = Condition indicates an improper program or erase sequence attempt or termination (bit is set
automatically on any set attempt (write ‘1’) of the WR bit).
0 = The program or erase operation completed normally.
bit 2 WREN: Program/Erase Enable bit
1 = Allows program/erase cycles
0 = Inhibits programming/erasing of program Flash and data EEPROM
bit 1 WR: Write Control bit
1 = Initiates a program Flash or data EEPROM program/erase operation.
The operation is self-timed and the bit is cleared by hardware once operation is complete.
The WR bit can only be set (not cleared) in software.
0 = Program/erase operation to the Flash or data EEPROM is complete and inactive.
bit 0 RD: Read Control bit
1 = Initiates an program Flash or data EEPROM read. Read takes one cycle. RD is cleared in
hardware. The RD bit can only be set (not cleared) in software.
0 = Does not initiate a program Flash or data EEPROM data read.

PIC16(L)F1847
REGISTER 11-6: EECON2: EEPROM CONTROL 2 REGISTER

W-0/0 W-0/0 W-0/0 W-0/0 W-0/0 W-0/0 W-0/0 W-0/0
EEPROM Control Register 2
bit 7 bit 0
Legend:
S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets
bit 7-0 Data EEPROM Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the
EECON1 register. The value written to this register is used to unlock the writes. There are specific
timing requirements on these writes. Refer to Section 11.2.2 “Writing to the Data EEPROM
Memory” for more information.
TABLE 11-3: SUMMARY OF REGISTERS ASSOCIATED WITH DATA EEPROM

Register on
Page
EECON1 EEPGD CFGS LWLO FREE WRERR WREN WR RD 109
EECON2 EEPROM Control Register 2 (not a physical register) 110
EEADRL EEADRL<7:0> 108
EEADRH —(1) EEADRH<6:0> 108
EEDATL EEDATL<7:0> 108
EEDATH — — EEDATH<5:0> 108
Legend: — = unimplemented read as ‘0’. Shaded cells are not used by data EEPROM module.
* Page provides register information.
Note 1: Unimplemented, read as ‘1’.

PIC16(L)F1847
12.0 I/O PORTS 12.1 Alternate Pin Function
Depending on the device selected and peripherals The Alternate Pin Function Control (APFCON0 and
enabled, there are two ports available. In general, APFCON1) registers are used to steer specific
when a peripheral is enabled, that pin may not be used peripheral input and output functions between different
as a general purpose I/O pin. pins. The APFCON0 and APFCON1 registers are
shown in Register 12-1 and Register 12-2. For this
Each port has three registers for its operation. These
device family, the following functions can be moved
registers are:
between different pins.
• TRISx registers (data direction register)
• RX/DT
• PORTx registers (reads the levels on the pins of
• SDO1
the device)
• SS1 (Slave Select 1)
• LATx registers (output latch)
• P2B
The Data Latch (LATx registers) is useful for
• CCP2/P2A
read-modify-write operations on the value that the I/O
pins are driving. • P1D
• P1C
A write operation to the LATx register has the same
affect as a write to the corresponding PORTx register. • CCP1/P1A
A read of the LATx register reads of the values held in • TX/CK
the I/O PORT latches, while a read of the PORTx These bits have no effect on the values of any TRIS
register reads the actual I/O pin value. register. PORT and TRIS overrides will be routed to the
Ports with analog functions also have an ANSELx correct pin. The unselected pin will be unaffected.
register which can disable the digital input and save
power. A simplified model of a generic I/O port, without
the interfaces to other peripherals, is shown in
Figure 12-1.
FIGURE 12-1: GENERIC I/O PORT

OPERATION
Read LATx
TRISx
D Q
Write LATx
Write PORTx
CK VDD
Data Register
Data Bus
I/O pin
Read PORTx
To digital peripherals
VSS
ANSELx
To analog peripherals

PIC16(L)F1847
12.2 Register Definitions: Alternate Pin Function Control
REGISTER 12-1: APFCON0: ALTERNATE PIN FUNCTION CONTROL REGISTER 0

RXDTSEL SDO1SEL SS1SEL P2BSEL CCP2SEL P1DSEL P1CSEL CCP1SEL
bit 7 bit 0
Legend:
bit 7 RXDTSEL: Pin Selection bit

0 = RX/DT function is on RB1
1 = RX/DT function is on RB2
bit 6 SDO1SEL: Pin Selection bit
0 = SDO1 function is on RB2
1 = SDO1 function is on RA6
bit 5 SS1SEL: Pin Selection bit
0 = SS1 function is on RB5
1 = SS1 function is on RA5
bit 4 P2BSEL: Pin Selection bit
0 = P2B function is on RB7
1 = P2B function is on RA6
bit 3 CCP2SEL: Pin Selection bit
0 = CCP2/P2A function is on RB6
1 = CCP2/P2A function is on RA7
bit 2 P1DSEL: Pin Selection bit
0 = P1D function is on RB7
1 = P1D function is on RA6
bit 1 P1CSEL: Pin Selection bit
0 = P1C function is on RB6
1 = P1C function is on RA7
bit 0 CCP1SEL: Pin Selection bit
REGISTER 12-2: APFCON1: ALTERNATE PIN FUNCTION CONTROL REGISTER 1

U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0/0
— — — — — — — TXCKSEL
bit 7 bit 0
Legend:

bit 0 TXCKSEL: Pin Selection bit
0 = TX/CK function is on RB2
1 = TX/CK function is on RB5

PIC16(L)F1847
12.3 PORTA Registers 12.3.4 ANALOG CONTROL
The ANSELA register (Register 12-7) is used to
12.3.1 DATA REGISTER configure the Input mode of an I/O pin to analog.
PORTA is a 8-bit wide, bidirectional port. The Setting the appropriate ANSELA bit high will cause all
corresponding data direction register is TRISA digital reads on the pin to be read as ‘0’ and allow
(Register 12-4). Setting a TRISA bit (= 1) will make the analog functions on the pin to operate correctly.
corresponding PORTA pin an input (i.e., disable the The state of the ANSELA bits has no affect on digital
output driver). Clearing a TRISA bit (= 0) will make the output functions. A pin with TRIS clear and ANSEL set
corresponding PORTA pin an output (i.e., enables will still operate as a digital output, but the Input mode
output driver and puts the contents of the output latch will be analog. This can cause unexpected behavior
on the selected pin). The exception is RA5, which is when executing read-modify-write instructions on the
input only and its TRIS bit will always read as ‘1’. affected port.
Example 12-1 shows how to initialize PORTA.
The TRISA register (Register 12-4) controls the PORTA
Reading the PORTA register (Register 12-3) reads the pin output drivers, even when they are being used as
status of the pins, whereas writing to it will write to the analog inputs. The user should ensure the bits in the
PORT latch. All write operations are read-modify-write TRISA register are maintained set when using them as
operations. Therefore, a write to a port implies that the analog inputs. I/O pins configured as analog input always
port pins are read, this value is modified and then read ‘0’.
written to the PORT data latch (LATA).
Note: The ANSELA register must be initialized
12.3.2 DIRECTION CONTROL to configure an analog channel as a digital
The TRISA register (Register 12-4) controls the input. Pins configured as analog inputs
PORTA pin output drivers, even when they are being will read ‘0’.
used as analog inputs. The user should ensure the bits
in the TRISA register are maintained set when using
them as analog inputs. I/O pins configured as analog
input always read ‘0’.
Note: The ANSELA register must be initialized
to configure an analog channel as a digital
input. Pins configured as analog inputs
will read ‘0’.
EXAMPLE 12-1: INITIALIZING PORTA

BANKSEL PORTA ;
CLRF PORTA ;Init PORTA
BANKSEL LATA ;Data Latch
CLRF LATA ;
BANKSEL ANSELA ;
CLRF ANSELA ;digital I/O
BANKSEL TRISA ;
MOVLW 0Ch ;Set RA<3:2> as inputs
MOVWF TRISA ;and set RA<7:4,1:0>
;as outputs
12.3.3 WEAK PULL-UPS

Each of the PORTA pins has an individually configurable
internal weak pull-up. Control bit WPUA<5> enables or
disables the pull-up (see Register 12-6). The weak
pull-up is automatically turned off when the port pin is
configured as an output. The pull-up is disabled on a
Power-on Reset by the WPUEN bit of the
OPTION_REG register.

PIC16(L)F1847
12.4 Register Definitions: PORTA
REGISTER 12-3: PORTA: PORTA REGISTER

R/W-x/x R/W-x/x R-x/x R/W-x/x R/W-x/x R/W-x/x R/W-x/x R/W-x/x
RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0
bit 7 bit 0
Legend:
bit 7-0 RA<7:0>: PORTA I/O Value bits(1)

1 = Port pin is > VIH
0 = Port pin is < VIL
Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return
of actual I/O pin values.
REGISTER 12-4: TRISA: PORTA TRI-STATE REGISTER

R/W-1/1 R/W-1/1 R-1/1 R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1
TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0
bit 7 bit 0
Legend:
bit 7-6 TRISA<7:6>: PORTA Tri-State Control bit

1 = PORTA pin configured as an input (tri-stated)
0 = PORTA pin configured as an output
bit 5 TRISA5: RA5 Port Tri-State Control bit
This bit is always ‘1’ as RA5 is an input only
bit 4-0 TRISA<4:0>: PORTA Tri-State Control bit
1 = PORTA pin configured as an input (tri-stated)
0 = PORTA pin configured as an output

PIC16(L)F1847
REGISTER 12-5: LATA: PORTA DATA LATCH REGISTER

R/W-x/u R/W-x/u U-0 R/W-x/u R/W-x/u R/W-x/u R/W-x/u R/W-x/u
LATA7 LATA6 — LATA4 LATA3 LATA2 LATA1 LATA0
bit 7 bit 0
Legend:
bit 7-6 LATA<7:6>: RA<7:6> Output Latch Value bits(1)

bit 4-0 LATA<4:0>: RA<4:0> Output Latch Value bits(1)
Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return
of actual I/O pin values.
REGISTER 12-6: WPUA: WEAK PULL-UP PORTA REGISTER

U-0 U-0 R/W-1/1 U-0 U-0 U-0 U-0 U-0
— — WPUA5 — — — — —
bit 7 bit 0
Legend:

bit 5 WPUA5: Weak Pull-up RA5 Control bit
If MCLRE in Configuration Words = 0, MCLR is disabled):
1 = Weak Pull-up enabled(1)
0 = Weak Pull-up disabled
If MCLRE in Configuration Words = 1, MCLR is enabled):
Weak Pull-up is always enabled.
Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.
2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

PIC16(L)F1847
REGISTER 12-7: ANSELA: PORTA ANALOG SELECT REGISTER

U-0 U-0 U-0 R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1
— — — ANSA4 ANSA3 ANSA2 ANSA1 ANSA0
bit 7 bit 0
Legend:

bit 4-0 ANSA<4:0>: Analog Select between Analog or Digital Function on pins RA<4:0>, respectively
0 = Digital I/O. Pin is assigned to port or digital special function.
1 = Analog input. Pin is assigned as analog input(1). Digital input buffer disabled.
Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to
allow external control of the voltage on the pin.

PIC16(L)F1847
12.4.1 PORTA FUNCTIONS AND OUTPUT
PRIORITIES
Each PORTA pin is multiplexed with other functions. The
pins, their combined functions and their output priorities
are shown in Table 12-1.
When multiple outputs are enabled, the actual pin
control goes to the peripheral with the highest priority.
Analog input functions, such as ADC, comparator and
CapSense inputs, are not shown in the priority lists.
These inputs are active when the I/O pin is set for
Analog mode using the ANSELx registers. Digital
output functions may control the pin when it is in Analog
mode with the priority shown in the priority list.
TABLE 12-1: PORTA OUTPUT PRIORITY

Pin Name Function Priority(1)
RA0 SDO2
RA0
RA1 SS2
RA1
RA2 DACOUT
RA2
RA3 SRQ
CCP3
C1OUT
RA3
RA4 SRNQ
CCP4
T0CKI
C2OUT
RA4
RA5 Input only pin.
RA6 OSC2
CLKOUT
CLKR
SDO1
P1D
P2B
RA6
RA7 OSC1/CLKIN
P1C
CCP2
P2A
RA7
Note 1: Priority listed from highest to lowest.

PIC16(L)F1847
TABLE 12-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA
Register
on Page
ANSELA — — — ANSA4 ANSA3 ANSA2 ANSA1 ANSA0 116
LATA LATA7 LATA6 — LATA4 LATA3 LATA2 LATA1 LATA0 115
PORTA RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0 114
TRISA TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 114
WPUA — — WPUA5 — — — — — 115
Legend: — = unimplemented locations read as ‘0’. Shaded cells are not used by PORTA.
TABLE 12-3: SUMMARY OF CONFIGURATION WORD ASSOCIATED WITH PORTA

Register
on Page

CONFIG1 44
Legend: — = unimplemented locations read as ‘0’. Shaded cells are not used by PORTA.

PIC16(L)F1847
12.5 PORTB and TRISB Registers 12.5.5 ANALOG CONTROL
The ANSELB register (Register 12-12) is used to
12.5.1 DATA REGISTER configure the Input mode of an I/O pin to analog.
PORTB is an 8-bit wide, bidirectional port. The Setting the appropriate ANSELB bit high will cause all
corresponding data direction register is TRISB digital reads on the pin to be read as ‘0’ and allow
(Register 12-9). Setting a TRISB bit (= 1) will make the analog functions on the pin to operate correctly.
corresponding PORTB pin an input (i.e., put the The state of the ANSELB bits has no affect on digital
corresponding output driver in a High-Impedance mode). output functions. A pin with TRIS clear and ANSELB set
Clearing a TRISB bit (= 0) will make the corresponding will still operate as a digital output, but the Input mode
PORTB pin an output (i.e., enable the output driver and will be analog. This can cause unexpected behavior
put the contents of the output latch on the selected pin). when executing read-modify-write instructions on the
Example 12-2 shows how to initialize PORTB. affected port.
Reading the PORTB register (Register 12-8) reads the
The TRISB register (Register 12-9) controls the PORTB
status of the pins, whereas writing to it will write to the
pin output drivers, even when they are being used as
PORT latch. All write operations are read-modify-write
analog inputs. The user should ensure the bits in the
operations. Therefore, a write to a port implies that the
TRISB register are maintained set when using them as
port pins are read, this value is modified and then written
analog inputs. I/O pins configured as analog input always
to the PORT data latch.
read ‘0’.
12.5.2 DIRECTION CONTROL Note: The ANSELB register must be initialized
The TRISB register (Register 12-9) controls the PORTB to configure an analog channel as a digital
pin output drivers, even when they are being used as input. Pins configured as analog inputs
analog inputs. The user should ensure the bits in the will read ‘0’.
TRISB register are maintained set when using them as
analog inputs. I/O pins configured as analog input always
read ‘0’. Example 12-2 shows how to initialize PORTB.
EXAMPLE 12-2: INITIALIZING PORTB

BANKSEL PORTB ;
CLRF PORTB ;Init PORTB
BANKSEL ANSELB
CLRF ANSELB ;Make RB<7:0> digital
BANKSEL TRISB ;
MOVLW B’11110000’ ;Set RB<7:4> as inputs
;and RB<3:0> as outputs
MOVWF TRISB ;
12.5.3 INTERRUPT-ON-CHANGE
All of the PORTB pins are individually configurable as
an interrupt-on-change pin. Control bits IOCB<7:0>
enable or disable the interrupt function for each pin.
The interrupt-on-change feature is disabled on a
Power-on Reset. Reference Section 13.0
“Interrupt-On-Change” for more information.
12.5.4 WEAK PULL-UPS

Each of the PORTB pins has an individually configurable
internal weak pull-up. Control bits WPUB<7:0> enable or
disable each pull-up (see Register 12-11). Each weak
pull-up is automatically turned off when the port pin is
configured as an output. All pull-ups are disabled on a
Power-on Reset by the WPUEN bit of the OPTION_REG
register.

PIC16(L)F1847
12.6 Register Definitions: PORTB
REGISTER 12-8: PORTB: PORTB REGISTER
R/W-x/x R/W-x/x R/W-x/x R/W-x/x R/W-x/x R/W-x/x R/W-x/x R/W-x/x
RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0
bit 7 bit 0
Legend:
u = bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets
bit 7-0 RB<7:0>: PORTB I/O Pin bit

1 = Port pin is > VIH
0 = Port pin is < VIL
REGISTER 12-9: TRISB: PORTB TRI-STATE REGISTER

TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0
bit 7 bit 0
Legend:
bit 7-0 TRISB<7:0>: PORTB Tri-State Control bit

1 = PORTB pin configured as an input (tri-stated)
0 = PORTB pin configured as an output
REGISTER 12-10: LATB: PORTB DATA LATCH REGISTER

LATB7 LATB6 LATB5 LATB4 LATB3 LATB2 LATB1 LATB0
bit 7 bit 0
Legend:
bit 7-0 LATB<7:0>: PORTB Output Latch Value bits(1)
Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is
return of actual I/O pin values.

PIC16(L)F1847
REGISTER 12-11: WPUB: WEAK PULL-UP PORTB REGISTER

WPUB7 WPUB6 WPUB5 WPUB4 WPUB3 WPUB2 WPUB1 WPUB0
bit 7 bit 0
Legend:
bit 7-0 WPUB<7:0>: Weak Pull-up Register bits

1 = Pull-up enabled
0 = Pull-up disabled
Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.
2: The weak pull-up device is automatically disabled if the pin is in configured as an output.
REGISTER 12-12: ANSELB: PORTB ANALOG SELECT REGISTER

R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 U-0
ANSB7 ANSB6 ANSB5 ANSB4 ANSB3 ANSB2 ANSB1 —
bit 7 bit 0
Legend:
bit 7-1 ANSB<7:1>: Analog Select between Analog or Digital Function on Pins RB<7:1>, respectively
0 = Digital I/O. Pin is assigned to port or digital special function.
1 = Analog input. Pin is assigned as analog input(1). Digital input buffer disabled.
Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to
allow external control of the voltage on the pin.

PIC16(L)F1847
12.6.1 PORTB FUNCTIONS AND OUTPUT
PRIORITIES TABLE 12-4: PORTB OUTPUT PRIORITY
Each PORTB pin is multiplexed with other functions. The Pin Name Function Priority(1)
pins, their combined functions and their output priorities
are shown in Table 12-4. RB0 P1A
RB0
When multiple outputs are enabled, the actual pin
control goes to the peripheral with the highest priority. RB1 SDA1
RX/DT
Analog input and some digital input functions are not
RB1
included in the list below. These input functions can
remain active when the pin is configured as an output. RB2 SDA2
Certain digital input functions override other port TX/CK
functions and are included in the priority list. RX/DT
SDO1
RB2
RB3 MDOUT
CCP1/P1A
RB3
RB4 SCL1
SCK1
RB4
RB5 SCL2
TX/CK
SCK2
P1B
RB5
RB6 ICSPCLK
T1OSI
P1C
CCP2
P2A
RB6
RB7 ICSPDAT
T1OSO
P1D
P2B
RB7
Note 1: Priority listed from highest to lowest.
TABLE 12-5: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Register
on Page
ANSELB ANSB7 ANSB6 ANSB5 ANSB4 ANSB3 ANSB2 ANSB1 — 121

LATB LATB7 LATB6 LATB5 LATB4 LATB3 LATB2 LATB1 LATB0 120
PORTB RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 120
TRISB TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0 120
WPUB WPUB7 WPUB6 WPUB5 WPUB4 WPUB3 WPUB2 WPUB1 WPUB0 121
Legend: — = unimplemented locations read as ‘0’. Shaded cells are not used by PORTB.

PIC16(L)F1847
13.0 INTERRUPT-ON-CHANGE 13.3 Interrupt Flags
The PORTB pins can be configured to operate as The IOCBFx bits located in the IOCBF register are
Interrupt-on-change (IOC) pins. An interrupt can be status flags that correspond to the Interrupt-on-change
generated by detecting a signal that has either a rising pins of the port. If an expected edge is detected on an
edge or a falling edge. Any individual PORTB pin can appropriately enabled pin, then the status flag for that pin
be configured to generate an interrupt. The will be set, and an interrupt will be generated if the IOCE
interrupt-on-change module has the following features: bit is set. The IOCF bit of the INTCON register reflects
the status of all IOCBFx bits.
• Interrupt-on-change enable (Master Switch)
• Individual pin configuration
13.4 Clearing Interrupt Flags
• Rising and falling edge detection
• Individual pin interrupt flags The individual status flags, (IOCBFx bits), can be
cleared by resetting them to zero. If another edge is
Figure 13-1 is a block diagram of the IOC module.
detected during this clearing operation, the associated
status flag will be set at the end of the sequence,
13.1 Enabling the Module regardless of the value actually being written.
To allow individual port pins to generate an interrupt, the In order to ensure that no detected edge is lost while
IOCE bit of the INTCON register must be set. If the IOCE clearing flags, only AND operations masking out known
bit is disabled, the edge detection on the pin will still changed bits should be performed. The following
occur, but an interrupt will not be generated. sequence is an example of what should be performed.
13.2 Individual Pin Configuration EXAMPLE 13-1:

For each port pin, a rising edge detector and a falling MOVLW 0xff
XORWF IOCBF, W
edge detector are present. To enable a pin to detect a
ANDWF IOCBF, F
rising edge, the associated IOCBPx bit of the IOCBP
register is set. To enable a pin to detect a falling edge,
the associated IOCBNx bit of the IOCBN register is set.
13.5 Operation in Sleep
A pin can be configured to detect rising and falling
edges simultaneously by setting both the IOCBPx bit The interrupt-on-change interrupt sequence will wake
and the IOCBNx bit of the IOCBP and IOCBN registers, the device from Sleep mode, if the IOCE bit is set.
respectively. If an edge is detected while in Sleep mode, the IOCBF
register will be updated prior to the first instruction
executed out of Sleep.
FIGURE 13-1: INTERRUPT-ON-CHANGE BLOCK DIAGRAM
IOCE
IOCBNx D Q IOCBFx
CK From all other IOCBFx

individual pin detectors
R
IOC Interrupt to
RBx CPU Core
IOCBPx D Q
CK
Q2 Clock Cycle

PIC16(L)F1847
REGISTER 13-1: IOCBP: INTERRUPT-ON-CHANGE POSITIVE EDGE REGISTER

IOCBP7 IOCBP6 IOCBP5 IOCBP4 IOCBP3 IOCBP2 IOCBP1 IOCBP0
bit 7 bit 0
Legend:
bit 7-0 IOCBP<7:0>: Interrupt-on-Change Positive Edge Enable bits

1 = Interrupt-on-change enabled on the pin for a positive going edge. Associated Status bit and
interrupt flag will be set upon detecting an edge.
0 = Interrupt-on-change disabled for the associated pin.
REGISTER 13-2: IOCBN: INTERRUPT-ON-CHANGE NEGATIVE EDGE REGISTER

IOCBN7 IOCBN6 IOCBN5 IOCBN4 IOCBN3 IOCBN2 IOCBN1 IOCBN0
bit 7 bit 0
Legend:
bit 7-0 IOCBN<7:0>: Interrupt-on-Change Negative Edge Enable bits

1 = Interrupt-on-change enabled on the pin for a negative going edge. Associated Status bit and
interrupt flag will be set upon detecting an edge.
0 = Interrupt-on-change disabled for the associated pin.
REGISTER 13-3: IOCBF: INTERRUPT-ON-CHANGE FLAG REGISTER

R/W/HS-0/0 R/W/HS-0/0 R/W/HS-0/0 R/W/HS-0/0 R/W/HS-0/0 R/W/HS-0/0 R/W/HS-0/0 R/W/HS-0/0
IOCBF7 IOCBF6 IOCBF5 IOCBF4 IOCBF3 IOCBF2 IOCBF1 IOCBF0
bit 7 bit 0
Legend:
‘1’ = Bit is set ‘0’ = Bit is cleared HS - Bit is set in hardware
bit 7-0 IOCBF<7:0>: Interrupt-on-Change Flag bits

1 = An enabled change was detected on the associated pin.
Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling
edge was detected on RBx.
0 = No change was detected, or the user cleared the detected change.

PIC16(L)F1847
TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE
Register
on Page
IOCBF IOCBF7 IOCBF6 IOCBF5 IOCBF4 IOCBF3 IOCBF2 IOCBF1 IOCBF0 124
IOCBN IOCBN7 IOCBN6 IOCBN5 IOCBN4 IOCBN3 IOCBN2 IOCBN1 IOCBN0 124
IOCBP IOCBP7 IOCBP6 IOCBP5 IOCBP4 IOCBP3 IOCBP2 IOCBP1 IOCBP0 124
Legend: — = unimplemented locations read as ‘0’. Shaded cells are not used by interrupt-on-change.

PIC16(L)F1847
14.0 FIXED VOLTAGE REFERENCE The ADFVR<1:0> bits of the FVRCON register are
used to enable and configure the gain amplifier settings
(FVR)
for the reference supplied to the ADC module. Refer-
The Fixed Voltage Reference (FVR) is a stable voltage ence Section 16.0 “Analog-to-Digital Converter
reference, independent of VDD, with a nominal output (ADC) Module” for additional information.
level (VFVR) of 1.024V. The output of the FVR can be The CDAFVR<1:0> bits of the FVRCON register are
configured to supply a reference voltage to the used to enable and configure the gain amplifier settings
following: for the reference supplied to the comparator modules.
• ADC input channel Reference Section 19.0 “Comparator Module” for
• Comparator positive input additional information.
• Comparator negative input To minimize current consumption when the FVR is
disabled, the FVR buffers should be turned off by
The FVR can be enabled by setting the FVREN bit of
clearing the Buffer Gain Selection bits.
the FVRCON register.
14.1 Independent Gain Amplifier 14.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it
The output of the FVR supplied to the peripherals,
requires time for the reference and amplifier circuits to
(listed above), is routed through a programmable gain
stabilize. Once the circuits stabilize and are ready for use,
amplifier. Each amplifier can be programmed for a gain
the FVRRDY bit of the FVRCON register will be set. See
of 1x, 2x or 4x, to produce the three possible voltage
Section 30.0 “Electrical Specifications” for the
levels.
minimum delay requirement.
FIGURE 14-1: VOLTAGE REFERENCE BLOCK DIAGRAM
ADFVR<1:0>
2
X1
X2 FVR BUFFER1
X4 (To ADC Module)
CDAFVR<1:0> 2
X1
X2 FVR BUFFER2
X4 (To Comparators, DAC)
FVREN +
1.024V Fixed
FVRRDY _ Reference

PIC16(L)F1847
14.3 Register Definitions: FVR Control
REGISTER 14-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0 R-q/q R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0
FVREN(1) FVRRDY (2)
TSEN (3)
TSRNG (3)
CDAFVR<1:0> (1)
ADFVR<1:0>(1)
bit 7 bit 0
Legend:
bit 7 FVREN: Fixed Voltage Reference Enable bit(1)

1 = Fixed Voltage Reference is enabled
0 = Fixed Voltage Reference is disabled
bit 6 FVRRDY: Fixed Voltage Reference Ready Flag bit(2)
1 = Fixed Voltage Reference output is ready for use
0 = Fixed Voltage Reference output is not ready or not enabled
bit 5 TSEN: Temperature Indicator Enable bit(3)
1 = Temperature Indicator is enabled
0 = Temperature Indicator is disabled
bit 4 TSRNG: Temperature Indicator Range Selection bit(3)
1 = VOUT = VDD - 4VT (High Range)
0 = VOUT = VDD - 2VT (Low Range)
bit 3-2 CDAFVR<1:0>: Comparator FVR Buffer Gain Selection bits(1)
11 = Comparator FVR Buffer Gain is 4x, with output VCDAFVR = 4x VFVR(4)
10 = Comparator FVR Buffer Gain is 2x, with output VCDAFVR = 2x VFVR(4)
01 = Comparator FVR Buffer Gain is 1x, with output VCDAFVR = 1x VFVR
00 = Comparator FVR Buffer is off
bit 1-0 ADFVR<1:0>: ADC FVR Buffer Gain Selection bit(1)
11 = ADC FVR Buffer Gain is 4x, with output VADFVR = 4x VFVR(4)
10 = ADC FVR Buffer Gain is 2x, with output VADFVR = 2x VFVR(4)
01 = ADC FVR Buffer Gain is 1x, with output VADFVR = 1x VFVR
00 = ADC FVR Buffer is off
Note 1: To minimize current consumption when the FVR is disabled, the FVR buffers should be turned off by clear-
ing the Buffer Gain Selection bits.
2: FVRRDY is always ‘1’ for the PIC16F1847 devices.
3: See Section 15.0 “Temperature Indicator Module” for additional information.
4: Fixed Voltage Reference output cannot exceed VDD.
TABLE 14-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE FIXED VOLTAGE REFERENCE
Register
on page
FVRCON FVREN FVRRDY TSEN TSRNG CDAFVR>1:0> ADFVR<1:0> 127
Legend: Shaded cells are unused by the Fixed Voltage Reference module.

PIC16(L)F1847
15.0 TEMPERATURE INDICATOR FIGURE 15-1: TEMPERATURE CIRCUIT
MODULE DIAGRAM
This family of devices is equipped with a temperature VDD

circuit designed to measure the operating temperature
of the silicon die. The circuit’s range of operating TSEN
temperature falls between of -40°C and +85°C. The
output is a voltage that is proportional to the device
temperature. The output of the temperature indicator is
TSRNG
internally connected to the device ADC.
The circuit may be used as a temperature threshold
detector or a more accurate temperature indicator,
depending on the level of calibration performed. A one-
point calibration allows the circuit to indicate a VOUT ADC
temperature closely surrounding that point. A two-point ADC
MUX
calibration allows the circuit to sense the entire range
of temperature more accurately. Reference Application
Note AN1333, “Use and Calibration of the Internal n
Temperature Indicator” (DS01333) for more details CHS bits
(ADCON0 register)
regarding the calibration process.
15.1 Circuit Operation

Figure 15-1 shows a simplified block diagram of the 15.2 Minimum Operating VDD vs.
temperature circuit. The proportional voltage output is Minimum Sensing Temperature
achieved by measuring the forward voltage drop across
When the temperature circuit is operated in low range,
multiple silicon junctions.
the device may be operated at any operating voltage
Equation 15-1 describes the output characteristics of that is within specifications.
the temperature indicator.
When the temperature circuit is operated in high range,
the device operating voltage, VDD, must be high
EQUATION 15-1: VOUT RANGES enough to ensure that the temperature circuit is
correctly biased.
High Range: VOUT = VDD - 4VT Table 15-1 shows the recommended minimum VDD vs.
range setting.
Low Range: VOUT = VDD - 2VT
TABLE 15-1: RECOMMENDED VDD VS.
RANGE
The temperature sense circuit is integrated with the
Fixed Voltage Reference (FVR) module. See Min. VDD, TSRNG = 1 Min. VDD, TSRNG = 0
Section TABLE 14-1: “Summary of Registers
3.6V 1.8V
Associated with the Fixed Voltage Reference” for
more information.
15.3 Temperature Output
The circuit is enabled by setting the TSEN bit of the
FVRCON register (Register 14-1). When disabled, the The output of the circuit is measured using the internal
circuit draws no current. Analog-to-Digital Converter. A channel is reserved for
The circuit operates in either high or low range. The high the temperature circuit output. Refer to Section 16.0
range, selected by setting the TSRNG bit of the “Analog-to-Digital Converter (ADC) Module” for
FVRCON register, provides a wider output voltage. This detailed information.
provides more resolution over the temperature range,
but may be less consistent from part to part. This range 15.4 ADC Acquisition Time
requires a higher bias voltage to operate and thus, a
To ensure accurate temperature measurements, the
higher VDD is needed.
user must wait at least 200 s after the ADC input
The low range is selected by clearing the TSRNG bit of multiplexer is connected to the temperature indicator
the FVRCON register. The low range generates a lower output before the conversion is performed. In addition,
voltage drop and thus, a lower bias voltage is needed to the user must wait 200 s between sequential
operate the circuit. The low range is provided for low conversions of the temperature indicator output.
voltage operation.

PIC16(L)F1847
16.0 ANALOG-TO-DIGITAL The ADC voltage reference is software selectable to be
either internally generated or externally supplied.
CONVERTER (ADC) MODULE
The ADC can generate an interrupt upon completion of
The Analog-to-Digital Converter (ADC) allows a conversion. This interrupt can be used to wake-up the
conversion of an analog input signal to a 10-bit binary device from Sleep.
representation of that signal. This device uses analog
inputs, which are multiplexed into a single sample and
hold circuit. The output of the sample and hold is
connected to the input of the converter. The converter
generates a 10-bit binary result via successive
approximation and stores the conversion result into the
ADC result registers (ADRESH:ADRESL register pair).
Figure 16-1 shows the block diagram of the ADC.
FIGURE 16-1: ADC BLOCK DIAGRAM
VREF- ADNREF = 1
ADNREF = 0
VSS
VDD
ADPREF = 00
ADPREF = 11
VREF+ ADPREF = 10
AN0 00000
AN1 00001
AN2 00010
AN3 00011
AN4 00100
AN5 00101
AN6 00110
Ref+ Ref-
AN7 00111
AN8 01000 ADC
AN9 01001 10
GO/DONE
AN10 01010
AN11 01011 0 = Left Justify
ADFM
1 = Right Justify
Temp Indicator 11101 ADON 16
DAC_output 11110 VSS ADRESH ADRESL

FVR Buffer1 11111
CHS<4:0>
Note: When ADON = 0, all multiplexer inputs are disconnected.

PIC16(L)F1847
16.1 ADC Configuration 16.1.3 ADC VOLTAGE REFERENCE
When configuring and using the ADC the following The ADPREF bits of the ADCON1 register provides
functions must be considered: control of the positive voltage reference. The positive
voltage reference can be:
• Port configuration
• VREF+ pin
• Channel selection
• VDD
• ADC voltage reference selection
• FVR 2.048V
• ADC conversion clock source
• FVR 4.096V (Not available on LF devices)
• Interrupt control
• Result formatting The ADNREF bits of the ADCON1 register provides
control of the negative voltage reference. The negative
16.1.1 PORT CONFIGURATION voltage reference can be:
The ADC can be used to convert both analog and • VREF- pin
digital signals. When converting analog signals, the I/O • VSS
pin should be configured for analog by setting the See Section TABLE 14-1: “Summary of Registers
associated TRIS and ANSEL bits. Refer to Associated with the Fixed Voltage Reference” for
Section 12.0 “I/O Ports” for more information. more details on the Fixed Voltage Reference.
Note: Analog voltages on any pin that is defined
as a digital input may cause the input buf- 16.1.4 CONVERSION CLOCK
fer to conduct excess current. The source of the conversion clock is software
selectable via the ADCS bits of the ADCON1 register.
16.1.2 CHANNEL SELECTION There are seven possible clock options:
There are up to 14 channel selections available: • FOSC/2
• AN<11:0> pins • FOSC/4
• DAC Output • FOSC/8
• FVR (Fixed Voltage Reference) Output • FOSC/16
Refer to Section 17.0 “Digital-to-Analog Converter • FOSC/32
(DAC) Module” and Section TABLE 14-1: • FOSC/64
“Summary of Registers Associated with the Fixed • FRC (dedicated internal oscillator)
Voltage Reference” for more information on these The time to complete one bit conversion is defined as
channel selections. TAD. One full 10-bit conversion requires 11.5 TAD
The CHS bits of the ADCON0 register determine which periods as shown in Figure 16-2.
channel is connected to the sample and hold circuit. For correct conversion, the appropriate TAD specification
When changing channels, a delay is required before must be met. Refer to the ADC conversion requirements
starting the next conversion. Refer to Section 16.2 in Section 30.0 “Electrical Specifications” for more
“ADC Operation” for more information. information. Table 16-1 gives examples of appropriate
ADC clock selections.
Note: It is recommended that when switching
from an ADC channel of a higher voltage Note: Unless using the FRC, any changes in the
to a channel of a lower voltage, the user system clock frequency will change the
selects the VSS channel before connect- ADC clock frequency, which may
ing to the channel with the lower voltage. adversely affect the ADC result.
If the ADC does not have a dedicated VSS
input channel, the VSS selection
(DACR<4:0> = b'00000') through the
DAC output channel can be used. If the
DAC is in use, a free input channel can be
connected to VSS, and can be used in
place of the DAC.

PIC16(L)F1847
TABLE 16-1: ADC CLOCK PERIOD (TAD) VS. DEVICE OPERATING FREQUENCIES
ADC Clock Period (TAD) Device Frequency (FOSC)
ADC
ADCS<2:0> 32 MHz 20 MHz 16 MHz 8 MHz 4 MHz 1 MHz
Clock Source
Fosc/2 000 62.5ns(2) 100 ns(2) 125 ns(2) 250 ns(2) 500 ns(2) 2.0 s
Fosc/4 100 125 ns (2)
200 ns (2)
250 ns (2)
500 ns (2)
1.0 s 4.0 s
Fosc/8 001 0.5 s(2) 400 ns(2) 0.5 s(2) 1.0 s 2.0 s 8.0 s(3)
Fosc/16 101 800 ns 800 ns 1.0 s 2.0 s 4.0 s 16.0 s(3)
Fosc/32 010 1.0 s 1.6 s 2.0 s 4.0 s 8.0 s (3)
32.0 s(3)
Fosc/64 110 2.0 s 3.2 s 4.0 s 8.0 s (3)
16.0 s (3)
64.0 s(3)
FRC x11 1.0-6.0 s(1,4) 1.0-6.0 s(1,4) 1.0-6.0 s(1,4) 1.0-6.0 s(1,4) 1.0-6.0 s(1,4) 1.0-6.0 s(1,4)
Legend: Shaded cells are outside of recommended range.
Note 1: The FRC source has a typical TAD time of 1.6 s for VDD.
2: These values violate the minimum required TAD time.
3: For faster conversion times, the selection of another clock source is recommended.
4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the
system clock FOSC. However, the FRC clock source must be used when conversions are to be performed with the
device in Sleep mode.
FIGURE 16-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES
TCY - TAD TAD1 TAD2 TAD3 TAD4 TAD5 TAD6 TAD7 TAD8 TAD9 TAD10 TAD11
b9 b8 b7 b6 b5 b4 b3 b2 b1 b0
Conversion starts
Holding capacitor is disconnected from analog input (typically 100 ns)
Set GO bit
On the following cycle:
ADRESH:ADRESL is loaded, GO bit is cleared,
ADIF bit is set, holding capacitor is connected to analog input.

PIC16(L)F1847
16.1.5 INTERRUPTS 16.1.6 RESULT FORMATTING
The ADC module allows for the ability to generate an The 10-bit ADC conversion result can be supplied in
interrupt upon completion of an Analog-to-Digital two formats, left justified or right justified. The ADFM bit
conversion. The ADC Interrupt Flag is the ADIF bit in of the ADCON1 register controls the output format.
the PIR1 register. The ADC Interrupt Enable is the Figure 16-3 shows the two output formats.
ADIE bit in the PIE1 register. The ADIF bit must be
cleared in software.
Note 1: The ADIF bit is set at the completion of
every conversion, regardless of whether
or not the ADC interrupt is enabled.
2: The ADC operates during Sleep only
when the FRC oscillator is selected.
This interrupt can be generated while the device is
operating or while in Sleep. If the device is in Sleep, the
interrupt will wake-up the device. Upon waking from
Sleep, the next instruction following the SLEEP
instruction is always executed. If the user is attempting
to wake-up from Sleep and resume in-line code execu-
tion, the GIE and PEIE bits of the INTCON register
must be disabled. If the GIE and PEIE bits of the
INTCON register are enabled, execution will switch to
the Interrupt Service Routine.
Please refer to Section 16.1.5 “Interrupts” for more
information.
FIGURE 16-3: 10-BIT ADC CONVERSION RESULT FORMAT
ADRESH ADRESL
(ADFM = 0) MSB LSB
bit 7 bit 0 bit 7 bit 0
10-bit ADC Result Unimplemented: Read as ‘0’
(ADFM = 1) MSB LSB

bit 7 bit 0 bit 7 bit 0
Unimplemented: Read as ‘0’ 10-bit ADC Result

PIC16(L)F1847
16.2 ADC Operation 16.2.4 ADC OPERATION DURING SLEEP
The ADC module can operate during Sleep. This
16.2.1 STARTING A CONVERSION requires the ADC clock source to be set to the FRC
To enable the ADC module, the ADON bit of the option. When the FRC clock source is selected, the
ADCON0 register must be set to a ‘1’. Setting the GO/ ADC waits one additional instruction before starting the
DONE bit of the ADCON0 register to a ‘1’ will start the conversion. This allows the SLEEP instruction to be
Analog-to-Digital conversion. executed, which can reduce system noise during the
conversion. If the ADC interrupt is enabled, the device
Note: The GO/DONE bit should not be set in the
will wake-up from Sleep when the conversion
same instruction that turns on the ADC.
completes. If the ADC interrupt is disabled, the ADC
Refer to Section 16.2.6 “ADC Conver-
module is turned off after the conversion completes,
sion Procedure”.
although the ADON bit remains set.
16.2.2 COMPLETION OF A CONVERSION When the ADC clock source is something other than
FRC, a SLEEP instruction causes the present conver-
When the conversion is complete, the ADC module will: sion to be aborted and the ADC module is turned off,
• Clear the GO/DONE bit although the ADON bit remains set.
• Set the ADIF Interrupt Flag bit
16.2.5 SPECIAL EVENT TRIGGER
• Update the ADRESH and ADRESL registers with
new conversion result The Special Event Trigger of the CCPx/ECCPX module
allows periodic ADC measurements without software
16.2.3 TERMINATING A CONVERSION intervention. When this trigger occurs, the GO/DONE
If a conversion must be terminated before completion, bit is set by hardware and the Timer1 counter resets to
the GO/DONE bit can be cleared in software. The zero.
ADRESH and ADRESL registers will be updated with TABLE 16-2: SPECIAL EVENT TRIGGER
the partially complete Analog-to-Digital conversion Device CCPx
sample. Incomplete bits will match the last bit
converted. PinMid CCP4
Note: A device Reset forces all registers to their Using the Special Event Trigger does not assure proper
Reset state. Thus, the ADC module is ADC timing. It is the user’s responsibility to ensure that
turned off and any pending conversion is the ADC timing requirements are met.
terminated. Refer to Section 24.0 “Capture/Compare/PWM
Modules” for more information.

PIC16(L)F1847
16.2.6 ADC CONVERSION PROCEDURE EXAMPLE 16-1: ADC CONVERSION
This is an example procedure for using the ADC to ;This code block configures the ADC
perform an Analog-to-Digital conversion: ;for polling, Vdd and Vss references, Frc
;clock and AN0 input.
1. Configure Port:
;
• Disable pin output driver (Refer to the TRIS ;Conversion start & polling for completion
register) ; are included.
• Configure pin as analog (Refer to the ANSEL ;
register) BANKSEL ADCON1 ;
MOVLW B’11110000’ ;Right justify, Frc
• Disable weak pull-ups either globally (Refer ;clock
to the OPTION_REG register) or individually MOVWF ADCON1 ;Vdd and Vss Vref
(Refer to the appropriate WPUx register) BANKSEL TRISA ;
2. Configure the ADC module: BSF TRISA,0 ;Set RA0 to input
BANKSEL ANSEL ;
• Select ADC conversion clock
BSF ANSEL,0 ;Set RA0 to analog
• Configure voltage reference BANKSEL WPUA ;
• Select ADC input channel BCF WPUA,0 ;Disable weak
• Turn on ADC module ;pull-up on RA0
BANKSEL ADCON0 ;
3. Configure ADC interrupt (optional): MOVLW B’00000001’ ;Select channel AN0
• Clear ADC interrupt flag MOVWF ADCON0 ;Turn ADC On
• Enable ADC interrupt CALL SampleTime ;Acquisiton delay
BSF ADCON0,ADGO ;Start conversion
• Enable peripheral interrupt
BTFSC ADCON0,ADGO ;Is conversion done?
• Enable global interrupt(1) GOTO $-1 ;No, test again
4. Wait the required acquisition time(2). BANKSEL ADRESH ;
5. Start conversion by setting the GO/DONE bit. MOVF ADRESH,W ;Read upper 2 bits
MOVWF RESULTHI ;store in GPR space
6. Wait for ADC conversion to complete by one of BANKSEL ADRESL ;
the following: MOVF ADRESL,W ;Read lower 8 bits
• Polling the GO/DONE bit MOVWF RESULTLO ;Store in GPR space
• Waiting for the ADC interrupt (interrupts
enabled)
7. Read ADC Result.
8. Clear the ADC interrupt flag (required if interrupt
is enabled).
Note 1: The global interrupt can be disabled if the

user is attempting to wake-up from Sleep
and resume in-line code execution.
2: Refer to Section 16.3 “ADC Acquisi-
tion Requirements”.

PIC16(L)F1847
16.2.7 ADC REGISTER DEFINITIONS
The following registers are used to control the
operation of the ADC.
REGISTER 16-1: ADCON0: ADC CONTROL REGISTER 0

— CHS<4:0> GO/DONE ADON
bit 7 bit 0
Legend:

bit 6-2 CHS<4:0>: Analog Channel Select bits
00000 = AN0
00001 = AN1
00010 = AN2
00011 = AN3
00100 = AN4
00101 = AN5
00110 = AN6
00111 = AN7
01000 = AN8
01001 = AN9
01010 = AN10
01011 = AN11
01100 = Reserved. No channel connected.
•
•
•
11101 = Temperature Indicator
11110 = DAC output(1)
11111 = FVR (Fixed Voltage Reference) Buffer 1 Output(2)
bit 1 GO/DONE: ADC Conversion Status bit
1 = ADC conversion cycle in progress. Setting this bit starts an ADC conversion cycle.
This bit is automatically cleared by hardware when the ADC conversion has completed.
0 = ADC conversion completed/not in progress
bit 0 ADON: ADC Enable bit
1 = ADC is enabled
0 = ADC is disabled and consumes no operating current
Note 1: See Section 17.0 “Digital-to-Analog Converter (DAC) Module” for more information.
2: See Section TABLE 14-1: “Summary of Registers Associated with the Fixed Voltage Reference” for
more information.

PIC16(L)F1847
REGISTER 16-2: ADCON1: ADC CONTROL REGISTER 1
R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 U-0 R/W-0/0 R/W-0/0 R/W-0/0
ADFM ADCS<2:0> — ADNREF ADPREF<1:0>
bit 7 bit 0
Legend:
bit 7 ADFM: ADC Result Format Select bit

1 = Right justified. Six Most Significant bits of ADRESH are set to ‘0’ when the conversion result is
loaded.
0 = Left justified. Six Least Significant bits of ADRESL are set to ‘0’ when the conversion result is
loaded.
bit 6-4 ADCS<2:0>: ADC Conversion Clock Select bits
000 = FOSC/2
001 = FOSC/8
010 = FOSC/32
011 = FRC (clock supplied from a dedicated RC oscillator)
100 = FOSC/4
101 = FOSC/16
110 = FOSC/64
111 = FRC (clock supplied from a dedicated RC oscillator)
bit 2 ADNREF: ADC Negative Voltage Reference Configuration bit
0 = VREF- is connected to VSS
1 = VREF- is connected to external VREF- pin(1)
bit 1-0 ADPREF<1:0>: ADC Positive Voltage Reference Configuration bits
00 = VREF+ is connected to VDD
01 = Reserved
10 = VREF+ is connected to external VREF+ pin(1)
11 = VREF+ is connected to internal Fixed Voltage Reference (FVR) module
Note 1: When selecting the FVR or the VREF+ pin as the source of the positive reference, be aware that a
minimum voltage specification exists. See Section 30.0 “Electrical Specifications” for details.

PIC16(L)F1847
REGISTER 16-3: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

ADRES<9:2>
bit 7 bit 0
Legend:
bit 7-0 ADRES<9:2>: ADC Result Register bits

Upper eight bits of 10-bit conversion result
REGISTER 16-4: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

ADRES<1:0> — — — — — —
bit 7 bit 0
Legend:

Lower two bits of 10-bit conversion result
bit 5-0 Reserved: Do not use.

PIC16(L)F1847
REGISTER 16-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

— — — — — — ADRES<9:8>
bit 7 bit 0
Legend:
bit 7-2 Reserved: Do not use.

Upper two bits of 10-bit conversion result
REGISTER 16-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

ADRES<7:0>
bit 7 bit 0
Legend:

Lower eight bits of 10-bit conversion result

PIC16(L)F1847
16.3 ADC Acquisition Requirements source impedance is decreased, the acquisition time
may be decreased. After the analog input channel is
For the ADC to meet its specified accuracy, the charge selected (or changed), an ADC acquisition must be
holding capacitor (CHOLD) must be allowed to fully done before the conversion can be started. To calculate
charge to the input channel voltage level. The Analog the minimum acquisition time, Equation 16-1 may be
Input model is shown in Figure 16-4. The source used. This equation assumes that 1/2 LSb error is used
impedance (RS) and the internal sampling switch (RSS) (1,024 steps for the ADC). The 1/2 LSb error is the
impedance directly affect the time required to charge maximum error allowed for the ADC to meet its
the capacitor CHOLD. The sampling switch (RSS) specified resolution.
impedance varies over the device voltage (VDD), refer
to Figure 16-4. The maximum recommended
impedance for analog sources is 10 k. As the
EQUATION 16-1: ACQUISITION TIME EXAMPLE
Assumptions: Temperature = 50°C and external impedance of 10k  5.0V V DD
T ACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
= T AMP + T C + T COFF
= 2µs + T C +   Temperature - 25°C   0.05µs/°C  
The value for TC can be approximated with the following equations:
V AP P LI ED  1 – -------------------------- = V CHOLD
1
;[1] VCHOLD charged to within 1/2 lsb
 n+1 
2 –1
–TC
 ----------
RC
V AP P LI ED  1 – e  = V CHOLD ;[2] VCHOLD charge response to VAPPLIED
 
– Tc
 ---------
V AP P LI ED  1 – e  = V A PP LIE D  1 – -------------------------- ;combining [1] and [2]
RC 1
  n+1 
2 –1
Note: Where n = number of bits of the ADC.
Solving for TC:
T C = – C HOLD  R IC + R SS + R S  ln(1/2047)
= – 10pF  1k  + 7k  + 10k   ln(0.0004885)
= 1.37µs
Therefore:
T A CQ = 2µs + 1.37µs +   50°C- 25°C   0.05 µs/°C  
= 4.62µs
Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
3: The maximum recommended impedance for analog sources is 10 k. This is required to meet the pin
leakage specification.

PIC16(L)F1847
FIGURE 16-4: ANALOG INPUT MODEL
VDD
Analog Sampling
Input Switch
VT  0.6V
Rs pin RIC  1k SS Rss
VA CPIN I LEAKAGE(1)
VT  0.6V CHOLD = 10 pF
5 pF
VSS/VREF-
6V
5V RSS
Legend: CHOLD = Sample/Hold Capacitance VDD 4V
3V
CPIN = Input Capacitance 2V
I LEAKAGE = Leakage current at the pin due to
various junctions
5 6 7 8 9 10 11
RIC = Interconnect Resistance
Sampling Switch
RSS = Resistance of Sampling Switch (k)
SS = Sampling Switch
VT = Threshold Voltage
Note 1: Refer to Section 30.0 “Electrical Specifications”.
FIGURE 16-5: ADC TRANSFER FUNCTION
Full-Scale Range
3FFh
3FEh
3FDh
3FCh
ADC Output Code
3FBh
03h
02h
01h
00h
Analog Input Voltage
0.5 LSB 1.5 LSB
VREF- Zero-Scale
Transition Full-Scale
Transition VREF+

PIC16(L)F1847
TABLE 16-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC
Register
on Page
ADCON0 — CHS<4:0> GO/DONE ADON 135

ADCON1 ADFM ADCS<2:0> — ADNREF ADPREF<1:0> 136
ADRESH ADC Result Register High 137, 138
ADRESL ADC Result Register Low 137, 138
CCP4CON — — DC4B<1:0> CCPxM<3:0> 211
FVRCON FVREN FVRRDY TSEN TSRNG CDAFVR<1:0> ADFVR<1:0> 127
DACCON0 DACEN DACLPS DACOE — DACPSS<1:0> — DACNSS 145
DACCON1 — — — DACR<4:0> 145
Legend: — = unimplemented read as ‘0’. Shaded cells are not used for ADC module.

PIC16(L)F1847
17.0 DIGITAL-TO-ANALOG 17.2 Ratiometric Output Level
CONVERTER (DAC) MODULE The DAC output value is derived using a resistor ladder
The Digital-to-Analog Converter supplies a variable with each end of the ladder tied to a positive and
voltage reference, ratiometric with the input source, negative voltage reference input source. If the voltage
with 32 selectable output levels. of either input source fluctuates, a similar fluctuation will
result in the DAC output value.
The input of the DAC can be connected to:
The value of the individual resistors within the ladder
• External VREF pins can be found in Section 30.0 “Electrical
• VDD supply voltage Specifications”.
• FVR (Fixed Voltage Reference)
The output of the DAC can be configured to supply a 17.3 DAC Voltage Reference Output
reference voltage to the following: The DAC can be output to the DACOUT pin by setting
• Comparator positive input the DACOE bit of the DACCON0 register to ‘1’. Selecting
• ADC input channel the DAC reference voltage for output on the DACOUT
• DACOUT pin pin automatically overrides the digital output buffer and
digital input threshold detector functions of that pin.
The Digital-to-Analog Converter (DAC) can be enabled Reading the DACOUT pin when it has been configured
by setting the DACEN bit of the DACCON0 register. for DAC reference voltage output will always return a ‘0’.
Due to the limited current drive capability, a buffer must
17.1 Output Voltage Selection be used on the DAC voltage reference output for
The DAC has 32 voltage level ranges. The 32 levels external connections to DACOUT. Figure 17-2 shows
are set with the DACR<4:0> bits of the DACCON1 an example buffering technique.
register.
The DAC output voltage is determined by the following
equations:
EQUATION 17-1: DAC OUTPUT VOLTAGE
VOUT =   VSOURCE+ – VSOURCE-   ------------------------------- + VSRC-

DACR<4:0>
5 2
Note: VSOURCE+ can equal FVR Buffer 2, VDD or

VREF+. VSOURCE- can equal VSS or VREF-.

PIC16(L)F1847
FIGURE 17-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM
Digital-to-Analog Converter (DAC)
FVR BUFFER2
VSOURCE+
VDD DACR<4:0>
5
VREF+
R
R
DACPSS<1:0>
2
R
DACEN
DACLPS R
32-to-1 MUX
32
Steps DAC
(To Comparator and
ADC Modules)
R
R
DACOUT
R
DACOE
DACNSS
VREF- VSOURCE-
VSS
FIGURE 17-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE
PIC® MCU
DAC
R
Module
+
Voltage DACOUT Buffered DAC Output
–
Reference
Output
Impedance

PIC16(L)F1847
17.4 Low Power Voltage State This is also the method used to output the voltage level
from the FVR to an output pin. See Section 17.3 “DAC
In order for the DAC module to consume the least Voltage Reference Output” for more information.
amount of power, one of the two voltage reference input
sources to the resistor ladder must be disconnected. Reference Figure 17-3 for output clamping examples.
Either the positive voltage source, (VSOURCE+), or the
17.4.2 OUTPUT CLAMPED TO NEGATIVE
negative voltage source, (VSOURCE-) can be disabled.
VOLTAGE SOURCE
The negative voltage source is disabled by setting the
DACLPS bit in the DACCON0 register. Clearing the The DAC output voltage can be set to VSOURCE- with
DACLPS bit in the DACCON0 register disables the the least amount of power consumption by performing
positive voltage source. the following:
• Clearing the DACEN bit in the DACCON0 register.
17.4.1 OUTPUT CLAMPED TO POSITIVE • Clearing the DACLPS bit in the DACCON0 register.
VOLTAGE SOURCE • Configuring the DACNSS bits to the proper
The DAC output voltage can be set to VSOURCE+ with negative source.
the least amount of power consumption by performing • Configuring the DACR<4:0> bits to ‘00000’ in the
the following: DACCON1 register.
• Clearing the DACEN bit in the DACCON0 register. This allows the comparator to detect a zero-crossing
• Setting the DACLPS bit in the DACCON0 register. while not consuming additional current through the DAC
• Configuring the DACPSS bits to the proper module.
positive source. Reference Figure 17-3 for output clamping examples.
• Configuring the DACR<4:0> bits to ‘11111’ in the
DACCON1 register.
FIGURE 17-3: OUTPUT VOLTAGE CLAMPING EXAMPLES
Output Clamped to Positive Voltage Source Output Clamped to Negative Voltage Source
VSOURCe+ VSOURCe+
R R
DACR<4:0> = 11111
R R
DACEN = 0 DACEN = 0
DACLPS = 1 DAC Voltage Ladder DACLPS = 0 DAC Voltage Ladder
(see Figure 17-1) (see Figure 17-1)
R R
DACR<4:0> = 00000
VSOURCE- VSOURCE-

When the device wakes up from Sleep through an
interrupt or a Watchdog Timer time-out, the contents of
the DACCON0 register are not affected. To minimize
current consumption in Sleep mode, the voltage
reference should be disabled.

A device Reset affects the following:
• DAC is disabled.
• DAC output voltage is removed from the
DACOUT pin.
• The DACR<4:0> range select bits are cleared.

PIC16(L)F1847
17.7 Register Definitions: DAC Control
REGISTER 17-1: DACCON0: VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0/0 R/W-0/0 R/W-0/0 U-0 R/W-0/0 R/W-0/0 U-0 R/W-0/0
DACEN DACLPS DACOE — DACPSS<1:0> — DACNSS
bit 7 bit 0
Legend:
bit 7 DACEN: DAC Enable bit

1 = DAC is enabled
0 = DAC is disabled
bit 6 DACLPS: DAC Low-Power Voltage State Select bit
1 = DAC Positive reference source selected
0 = DAC Negative reference source selected
bit 5 DACOE: DAC Voltage Output Enable bit
1 = DAC voltage level is also an output on the DACOUT pin
0 = DAC voltage level is disconnected from the DACOUT pin
bit 3-2 DACPSS<1:0>: DAC Positive Source Select bits
00 = VDD
01 = VREF+
10 = FVR Buffer2 output
11 = Reserved, do not use
bit 0 DACNSS: DAC Negative Source Select bits
1 = VREF-
0 = VSS
REGISTER 17-2: DACCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0 U-0 U-0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0
— — — DACR<4:0>
bit 7 bit 0
Legend:

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits
VOUT = ((VSOURCE+) - (VSOURCE-))*(DACR<4:0>/(25)) + VSOURCE-
Note 1: The output select bits are always right justified to ensure that any number of bits can be used without
affecting the register layout.

PIC16(L)F1847
TABLE 17-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC MODULE
Register
on page
DACCON1 — — — DACR<4:0> 145
Legend: — = unimplemented, read as ‘0’. Shaded cells are unused with the DAC module.

PIC16(L)F1847
18.0 SR LATCH 18.2 Latch Output
The module consists of a single SR latch with multiple The SRQEN and SRNQEN bits of the SRCON0
Set and Reset inputs as well as separate latch outputs. register control the Q and Q latch outputs. Both of the
The SR latch module includes the following features: SR latch outputs may be directly output to an I/O pin at
the same time.
• Programmable input selection
• SR latch output is available externally The applicable TRIS bit of the corresponding port must
be cleared to enable the port pin output driver.
• Separate Q and Q outputs
• Firmware Set and Reset
The SR latch can be used in a variety of analog appli-
cations, including oscillator circuits, one-shot circuit, Upon any device Reset, the SR latch output is not
hysteretic controllers, and analog timing applications. initialized to a known state. The user’s firmware is
responsible for initializing the latch output before
18.1 Latch Operation enabling the output pins.
The latch is a Set-Reset latch that does not depend on a

clock source. Each of the Set and Reset inputs are
active-high. The latch can be Set or Reset by:
• Software control (SRPS and SRPR bits)
• Comparator C1 output (sync_C1OUT)
• Comparator C2 output (sync_C2OUT)
• SRI pin
• Programmable clock (SRCLK)
The SRPS and the SRPR bits of the SRCON0 register
may be used to Set or Reset the SR latch, respectively.
The latch is Reset-dominant. Therefore, if both Set and
Reset inputs are high, the latch will go to the Reset
state. Both the SRPS and SRPR bits are self resetting
which means that a single write to either of the bits is all
that is necessary to complete a latch Set or Reset oper-
ation.
The output from Comparator C1 or C2 can be used as
the Set or Reset inputs of the SR latch. The output of
either Comparator can be synchronized to the Timer1
clock source. See Section 19.0 “Comparator Mod-
ule” and Section 21.0 “Timer1 Module with Gate
Control” for more information.
An external source on the SRI pin can be used as the
Set or Reset inputs of the SR latch.
An internal clock source is available that can periodically
Set or Reset the SR latch. The SRCLK<2:0> bits in the
SRCON0 register are used to select the clock source
period. The SRSCKE and SRRCKE bits of the SRCON1
register enable the clock source to Set or Reset the SR
latch, respectively.

PIC16(L)F1847
FIGURE 18-1: SR LATCH SIMPLIFIED BLOCK DIAGRAM
SRLEN
SRPS Pulse SRQEN
Gen(2)
SRI
SRSPE S Q
SRCLK SRQ
SRSCKE
sync_C2OUT(3)
SRSC2E
sync_C1OUT(3)
SR
SRSC1E
Latch(1)
SRPR Pulse
Gen(2)
SRI
SRRPE R Q
SRCLK SRNQ
SRRCKE SRLEN
sync_C2OUT(3) SRNQEN
SRRC2E
sync_C1OUT(3)
SRRC1E
Note 1: If R = 1 and S = 1 simultaneously, Q = 0, Q = 1

2: Pulse generator causes a 1 Q-state pulse width.
3: Name denotes the connection point at the comparator output.

PIC16(L)F1847
TABLE 18-1: SRCLK FREQUENCY TABLE
SRCLK Divider FOSC = 32 MHz FOSC = 20 MHz FOSC = 16 MHz FOSC = 4 MHz FOSC = 1 MHz
111 512 62.5 kHz 39.0 kHz 31.3 kHz 7.81 kHz 1.95 kHz
110 256 125 kHz 78.1 kHz 62.5 kHz 15.6 kHz 3.90 kHz
101 128 250 kHz 156 kHz 125 kHz 31.25 kHz 7.81 kHz
100 64 500 kHz 313 kHz 250 kHz 62.5 kHz 15.6 kHz
011 32 1 MHz 625 kHz 500 kHz 125 kHz 31.3 kHz
010 16 2 MHz 1.25 MHz 1 MHz 250 kHz 62.5 kHz
001 8 4 MHz 2.5 MHz 2 MHz 500 kHz 125 kHz
000 4 8 MHz 5 MHz 4 MHz 1 MHz 250 kHz
REGISTER 18-1: SRCON0: SR LATCH CONTROL 0 REGISTER

R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/S-0/0 R/S-0/0
SRLEN SRCLK<2:0> SRQEN SRNQEN SRPS SRPR
bit 7 bit 0
Legend:
‘1’ = Bit is set ‘0’ = Bit is cleared S = Bit is set only
bit 7 SRLEN: SR Latch Enable bit

1 = SR latch is enabled
0 = SR latch is disabled
bit 6-4 SRCLK<2:0>: SR Latch Clock Divider bits
000 = Generates a 1 FOSC wide pulse every 4th FOSC cycle clock
011 = Generates a 1 FOSC wide pulse every 32nd FOSC cycle clock
bit 3 SRQEN: SR Latch Q Output Enable bit
If SRLEN = 1:
1 = Q is present on the SRQ pin
0 = External Q output is disabled
If SRLEN = 0:
SR latch is disabled
bit 2 SRNQEN: SR Latch Q Output Enable bit
If SRLEN = 1:
1 = Q is present on the SRnQ pin
0 = External Q output is disabled
If SRLEN = 0:
SR latch is disabled
bit 1 SRPS: Pulse Set Input of the SR Latch bit(1)
1 = Pulse set input for 1 Q-clock period
0 = No effect on set input.
bit 0 SRPR: Pulse Reset Input of the SR Latch bit(1)
1 = Pulse Reset input for 1 Q-clock period
0 = No effect on Reset input.
Note 1: Set only, always reads back ‘0’.

PIC16(L)F1847
REGISTER 18-2: SRCON1: SR LATCH CONTROL 1 REGISTER

SRSPE SRSCKE SRSC2E SRSC1E SRRPE SRRCKE SRRC2E SRRC1E
bit 7 bit 0
Legend:
bit 7 SRSPE: SR Latch Peripheral Set Enable bit

1 = SR latch is set when the SRI pin is high
0 = SRI pin has no effect on the set input of the SR latch
bit 6 SRSCKE: SR Latch Set Clock Enable bit
1 = Set input of SR latch is pulsed with SRCLK
0 = SRCLK has no effect on the set input of the SR latch
bit 5 SRSC2E: SR Latch C2 Set Enable bit
1 = SR latch is set when the C2 Comparator output is high
0 = C2 Comparator output has no effect on the set input of the SR latch
bit 4 SRSC1E: SR Latch C1 Set Enable bit
1 = SR latch is set when the C1 Comparator output is high
0 = C1 Comparator output has no effect on the set input of the SR latch
bit 3 SRRPE: SR Latch Peripheral Reset Enable bit
1 = SR latch is reset when the SRI pin is high
0 = SRI pin has no effect on the Reset input of the SR latch
bit 2 SRRCKE: SR Latch Reset Clock Enable bit
1 = Reset input of SR latch is pulsed with SRCLK
0 = SRCLK has no effect on the Reset input of the SR latch
bit 1 SRRC2E: SR Latch C2 Reset Enable bit
1 = SR latch is reset when the C2 Comparator output is high
0 = C2 Comparator output has no effect on the Reset input of the SR latch
bit 0 SRRC1E: SR Latch C1 Reset Enable bit
1 = SR latch is reset when the C1 Comparator output is high
0 = C1 Comparator output has no effect on the Reset input of the SR latch
TABLE 18-2: SUMMARY OF REGISTERS ASSOCIATED WITH SR LATCH MODULE

Register
on Page
SRCON0 SRLEN SRCLK<2:0> SRQEN SRNQEN SRPS SRPR 149
SRCON1 SRSPE SRSCKE SRSC2E SRSC1E SRRPE SRRCKE SRRC2E SRRC1E 150
Legend: — = unimplemented, read as ‘0’. Shaded cells are unused by the SR latch module.

PIC16(L)F1847
19.0 COMPARATOR MODULE 19.1 Comparator Overview
Comparators are used to interface analog circuits to a A single comparator is shown in Figure 19-1 along with
digital circuit by comparing two analog voltages and the relationship between the analog input levels and
providing a digital indication of their relative magnitudes. the digital output. When the analog voltage at VIN+ is
Comparators are very useful mixed signal building less than the analog voltage at VIN-, the output of the
blocks because they provide analog functionality comparator is a digital low level. When the analog
independent of program execution. The analog voltage at VIN+ is greater than the analog voltage at
comparator module includes the following features: VIN-, the output of the comparator is a digital high level.
• Independent comparator control
FIGURE 19-1: SINGLE COMPARATOR
• Programmable input selection
• Comparator output is available internally/externally
• Programmable output polarity VIN+ +
• Interrupt-on-change Output
VIN- –
• Wake-up from Sleep
• Programmable Speed/Power optimization
• PWM shutdown
• Programmable and Fixed Voltage Reference VIN-
VIN+
Output
Note: The black areas of the output of the

comparator represents the uncertainty
due to input offsets and response time.

PIC16(L)F1847
FIGURE 19-2: COMPARATOR 1 MODULE SIMPLIFIED BLOCK DIAGRAM
CxNCH<1:0> CxON(1)
2 Interrupt CxINTP
det
C12IN0- 0 Set CxIF
C12IN1- 1
MUX Interrupt CxINTN
C12IN2- 2 (2) det
CXPOL
C12IN3- 3 CxVN
-
CXOUT
D Q To Data Bus
Cx(3) MCXOUT
+
CxVP
Q1 EN
C1IN+ 0
MUX CxHYS
DAC 1 (2) CxSP
async_CxOUT To ECCP PWM Logic
FVR Buffer2 2
C12IN+ 3
CXSYNC
CxON CXOE
TRIS bit
CXOUT
CXPCH<1:0> 0
2
D Q 1
(from Timer1)
T1CLK To Timer1 or SR Latch
sync_CXOUT
Note 1: When CxON = 0, the Comparator will produce a ‘0’ at the output
2: When CxON = 0, all multiplexer inputs are disconnected.
3: Output of comparator can be frozen during debugging.

PIC16(L)F1847
FIGURE 19-3: COMPARATOR 2 MODULE SIMPLIFIED BLOCK DIAGRAM
CxNCH<1:0>
CxON(1)
2 Interrupt CxINTP
det
C12IN0- 0 Set CxIF
C12IN1- 1
MUX Interrupt CxINTN
C12IN2- 2 (2) det
CXPOL
C12IN3- 3 CxVN
-
CXOUT To Data Bus
D Q
Cx(3) MCXOUT
+
CxVP
Q1 EN
C12IN+ 0
MUX CxHYS
DAC 1 (2) CxSP
async_CxOUT To ECCP PWM Logic
FVR Buffer2 2
3
CXSYNC
VSS CxON CXOE
TRIS bit
CXOUT
CXPCH<1:0> 0
2
D Q 1
(from Timer1)
T1CLK To Timer1 or SR Latch
sync_CxOUT
Note 1: When CxON = 0, the Comparator will produce a ‘0’ at the output
2: When CxON = 0, all multiplexer inputs are disconnected.
3: Output of comparator can be frozen during debugging.

PIC16(L)F1847
19.2 Comparator Control 19.2.3 COMPARATOR OUTPUT POLARITY
Each comparator has two control registers: CMxCON0 Inverting the output of the comparator is functionally
and CMxCON1. equivalent to swapping the comparator inputs. The
polarity of the comparator output can be inverted by
The CMxCON0 registers (see Register 18-1) contain setting the CxPOL bit of the CMxCON0 register.
Control and Status bits for the following: Clearing the CxPOL bit results in a non-inverted output.
• Enable Table 19-1 shows the output state versus input
• Output selection conditions, including polarity control.
• Output polarity TABLE 19-1: COMPARATOR OUTPUT
• Speed/Power selection STATE VS. INPUT
• Hysteresis enable CONDITIONS
• Output synchronization Input Condition CxPOL CxOUT
The CMxCON1 registers (see Register 18-2) contain
CxVN > CxVP 0 0
Control bits for the following:
CxVN < CxVP 0 1
• Interrupt enable
CxVN > CxVP 1 0
• Interrupt edge polarity
CxVN < CxVP 1 1
• Positive input channel selection
• Negative input channel selection 19.2.4 COMPARATOR SPEED/POWER
19.2.1 COMPARATOR ENABLE SELECTION
The trade-off between speed or power can be
Setting the CxON bit of the CMxCON0 register enables
optimized during program execution with the CxSP
the comparator for operation. Clearing the CxON bit
control bit. The default state for this bit is ‘1’ which
disables the comparator resulting in minimum current
selects the normal speed mode. Device power
consumption.
consumption can be optimized at the cost of slower
19.2.2 COMPARATOR OUTPUT comparator propagation delay by clearing the CxSP bit
to ‘0’.
SELECTION
The output of the comparator can be monitored by
reading either the CxOUT bit of the CMxCON0 register
or the MCxOUT bit of the CMOUT register. In order to
make the output available for an external connection,
the following conditions must be true:
• CxOE bit of the CMxCON0 register must be set
• Corresponding TRIS bit must be cleared
• CxON bit of the CMxCON0 register must be set
Note 1: The CxOE bit of the CMxCON0 register

overrides the PORT data latch. Setting
the CxON bit of the CMxCON0 register
has no impact on the port override.
2: The internal output of the comparator is
latched with each instruction cycle.
Unless otherwise specified, external
outputs are not latched.

PIC16(L)F1847
19.3 Comparator Hysteresis 19.5 Comparator Interrupt
A selectable amount of separation voltage can be An interrupt can be generated upon a change in the
added to the input pins of each comparator to provide a output value of the comparator for each comparator, a
hysteresis function to the overall operation. Hysteresis rising edge detector and a Falling edge detector are
is enabled by setting the CxHYS bit of the CMxCON0 present.
register. When either edge detector is triggered and its associ-
See Section 30.0 “Electrical Specifications” for ated enable bit is set (CxINTP and/or CxINTN bits of
more information. the CMxCON1 register), the Corresponding Interrupt
Flag bit (CxIF bit of the PIR2 register) will be set.
19.4 Timer1 Gate Operation To enable the interrupt, you must set the following bits:
The output resulting from a comparator operation can • CxON, CxPOL and CxSP bits of the CMxCON0
be used as a source for gate control of Timer1. See register
Section 21.6 “Timer1 Gate” for more information. • CxIE bit of the PIE2 register
This feature is useful for timing the duration or interval • CxINTP bit of the CMxCON1 register (for a rising
of an analog event. edge detection)
It is recommended that the comparator output be • CxINTN bit of the CMxCON1 register (for a falling
synchronized to Timer1. This ensures that Timer1 does edge detection)
not increment while a change in the comparator is • PEIE and GIE bits of the INTCON register
occurring.
The associated interrupt flag bit, CxIF bit of the PIR2
19.4.1 COMPARATOR OUTPUT register, must be cleared in software. If another edge is
SYNCHRONIZATION detected while this flag is being cleared, the flag will still
be set at the end of the sequence.
The output from either comparator, C1 or C2, can be
synchronized with Timer1 by setting the CxSYNC bit of Note: Although a comparator is disabled, an
the CMxCON0 register. interrupt can be generated by changing
the output polarity with the CxPOL bit of
Once enabled, the comparator output is latched on the
the CMxCON0 register, or by switching
falling edge of the Timer1 source clock. If a prescaler is
the comparator on or off with the CxON bit
used with Timer1, the comparator output is latched after
of the CMxCON0 register.
the prescaling function. To prevent a race condition, the
comparator output is latched on the falling edge of the
Timer1 clock source and Timer1 increments on the 19.6 Comparator Positive Input
rising edge of its clock source. See the Comparator Selection
Block Diagram (Figure 19-2) and the Timer1 Block
Diagram (Figure 21-1) for more information. Configuring the CxPCH<1:0> bits of the CMxCON1
register directs an internal voltage reference or an
analog pin to the non-inverting input of the comparator:
• C1IN+ or C12IN+ analog pin
• DAC
• FVR (Fixed Voltage Reference)
• VSS (Ground)
See Section TABLE 14-1: “Summary of Registers
Associated with the Fixed Voltage Reference” for
more information on the Fixed Voltage Reference
module.
See Section 17.0 “Digital-to-Analog Converter
(DAC) Module” for more information on the DAC input
signal.
Any time the comparator is disabled (CxON = 0), all
comparator inputs are disabled.

PIC16(L)F1847
19.7 Comparator Negative Input 19.10 Analog Input Connection
Selection Considerations
The CxNCH<1:0> bits of the CMxCON0 register direct A simplified circuit for an analog input is shown in
one of four analog pins to the comparator inverting Figure 19-1. Since the analog input pins share their
input. connection with a digital input, they have reverse
biased ESD protection diodes to VDD and VSS. The
Note: To use CxIN+ and CxINx- pins as analog
analog input, therefore, must be between VSS and VDD.
input, the appropriate bits must be set in
If the input voltage deviates from this range by more
the ANSEL register and the correspond-
than 0.6V in either direction, one of the diodes is
ing TRIS bits must also be set to disable
forward biased and a latch-up may occur.
the output drivers.
A maximum source impedance of 10 k is recommended
for the analog sources. Also, any external component
19.8 Comparator Response Time connected to an analog input pin, such as a capacitor or
The comparator output is indeterminate for a period of a Zener diode, should have very little leakage current to
time after the change of an input source or the selection minimize inaccuracies introduced.
of a new reference voltage. This period is referred to as
the response time. The response time of the comparator
differs from the settling time of the voltage reference. Note 1: When reading a PORT register, all pins
Therefore, both of these times must be considered when configured as analog inputs will read as a
determining the total response time to a comparator ‘0’. Pins configured as digital inputs will
input change. See the Comparator and Voltage convert as an analog input, according to
Reference Specifications in Section 30.0 “Electrical the input specification.
Specifications” for more details. 2: Analog levels on any pin defined as a
digital input, may cause the input buffer to
19.9 Interaction with ECCP Logic consume more current than is specified.
The C1 and C2 comparators can be used as general

purpose comparators. Their outputs can be brought
out to the C1OUT and C2OUT pins. When the ECCP
Auto-Shutdown is active it can use one or both
comparator signals. If auto-restart is also enabled, the
comparators can be configured as a closed loop
analog feedback to the ECCP, thereby, creating an
analog controlled PWM.
Note: When the comparator module is first
initialized the output state is unknown.
Upon initialization, the user should verify
the output state of the comparator prior to
relying on the result, primarily when using
the result in connection with other
peripheral features, such as the ECCP
Auto-Shutdown mode.

PIC16(L)F1847
FIGURE 19-4: ANALOG INPUT MODEL
VDD
Analog
Input
pin VT  0.6V RIC
Rs < 10K
To Comparator
CPIN ILEAKAGE(1)
VA VT  0.6V
5 pF
Vss
Legend: CPIN = Input Capacitance

ILEAKAGE = Leakage Current at the pin due to various junctions
RIC = Interconnect Resistance
RS = Source Impedance
VA = Analog Voltage
VT = Threshold Voltage
Note 1: See Section 30.0 “Electrical Specifications”.

PIC16(L)F1847
REGISTER 19-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-0/0 R-0/0 R/W-0/0 R/W-0/0 U-0 R/W-1/1 R/W-0/0 R/W-0/0
CxON CxOUT CxOE CxPOL — CxSP CxHYS CxSYNC
bit 7 bit 0
Legend:
bit 7 CxON: Comparator Enable bit

1 = Comparator is enabled
0 = Comparator is disabled and consumes no active power
bit 6 CxOUT: Comparator Output bit
If CxPOL = 1 (inverted polarity):
1 = CxVP < CxVN
0 = CxVP > CxVN
If CxPOL = 0 (non-inverted polarity):
1 = CxVP > CxVN
0 = CxVP < CxVN
bit 5 CxOE: Comparator Output Enable bit
1 = CxOUT is present on the CxOUT pin. Requires that the associated TRIS bit be cleared to actually
drive the pin. Not affected by CxON.
0 = CxOUT is internal only
bit 4 CxPOL: Comparator Output Polarity Select bit
1 = Comparator output is inverted
0 = Comparator output is not inverted
bit 2 CxSP: Comparator Speed/Power Select bit
1 = Comparator operates in normal power, higher speed mode
0 = Comparator operates in low-power, low-speed mode
bit 1 CxHYS: Comparator Hysteresis Enable bit
1 = Comparator hysteresis enabled
0 = Comparator hysteresis disabled
bit 0 CxSYNC: Comparator Output Synchronous Mode bit
1 = Comparator output to Timer1 and I/O pin is synchronous to changes on Timer1 clock source.
Output updated on the falling edge of Timer1 clock source.
0 = Comparator output to Timer1 and I/O pin is asynchronous

PIC16(L)F1847
REGISTER 19-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1

R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 U-0 U-0 R/W-0/0 R/W-0/0
CxINTP CxINTN CxPCH<1:0> — — CxNCH<1:0>
bit 7 bit 0
Legend:
bit 7 CxINTP: Comparator Interrupt on Positive Going Edge Enable bits

1 = The CxIF interrupt flag will be set upon a positive going edge of the CxOUT bit
0 = No interrupt flag will be set on a positive going edge of the CxOUT bit
bit 6 CxINTN: Comparator Interrupt on Negative Going Edge Enable bits
1 = The CxIF interrupt flag will be set upon a negative going edge of the CxOUT bit
0 = No interrupt flag will be set on a negative going edge of the CxOUT bit
bit 5-4 CxPCH<1:0>: Comparator Positive Input Channel Select bits
00 = CxVP connects to CxIN+ pin(1)
01 = CxVP connects to DAC Voltage Reference
10 = CxVP connects to FVR Voltage Reference
For C1:
11 = CxVP connects to C12IN+ pin
For C2:
11 = CxVP connects to VSS
bit 1-0 CxNCH<1:0>: Comparator Negative Input Channel Select bits
00 = CxVN connects to C12IN0- pin
Note 1: CxVP connects to C12IN+ pin when using Comparator 2.
REGISTER 19-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0 U-0 U-0 U-0 U-0 U-0 R-0/0 R-0/0
— — — — — — MC2OUT MC1OUT
bit 7 bit 0
Legend:

bit 1 MC2OUT: Mirror Copy of C2OUT bit
bit 0 MC1OUT: Mirror Copy of C1OUT bit

PIC16(L)F1847
TABLE 19-2: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE
Register
on Page
CM1CON0 C1ON C1OUT C1OE C1POL — C1SP C1HYS C1SYNC 158
CM1CON1 C1NTP C1INTN C1PCH<1:0> — — C1NCH<1:0> 159
CM2CON1 C2NTP C2INTN C2PCH<1:0> — — C2NCH<1:0> 159
CMOUT — — — — — — MC2OUT MC1OUT 159
DACCON1 — — — DACR<4:0> 145
LATA LATA7 LATA6 — LATA4 LATA3 LATA2 LATA1 LATA0 115
PORTA RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0 114
Legend: — = unimplemented, read as ‘0’. Shaded cells are unused by the comparator module.

PIC16(L)F1847
20.0 TIMER0 MODULE 20.1.2 8-BIT COUNTER MODE
The Timer0 module is an 8-bit timer/counter with the In 8-Bit Counter mode, the Timer0 module will increment
following features: on every rising or falling edge of the T0CKI pin or the
Capacitive Sensing Oscillator (CPSCLK) signal.
• 8-bit timer/counter register (TMR0)
8-Bit Counter mode using the T0CKI pin is selected by
• 8-bit prescaler (independent of Watchdog Timer)
setting the TMR0CS bit in the OPTION_REG register to
• Programmable internal or external clock source ‘1’ and resetting the T0XCS bit in the CPSCON0 register
• Programmable external clock edge selection to ‘0’.
• Interrupt on overflow 8-Bit Counter mode using the Capacitive Sensing
• TMR0 can be used to gate Timer1 Oscillator (CPSCLK) signal is selected by setting the
Figure 20-1 is a block diagram of the Timer0 module. TMR0CS bit in the OPTION_REG register to ‘1’ and
setting the T0XCS bit in the CPSCON0 register to ‘1’.
20.1 Timer0 Operation The rising or falling transition of the incrementing edge
for either input source is determined by the TMR0SE bit
The Timer0 module can be used as either an 8-bit timer in the OPTION_REG register.
or an 8-bit counter.
20.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction
cycle, if used without a prescaler. 8-Bit Timer mode is
selected by clearing the TMR0CS bit of the
OPTION_REG register.
When TMR0 is written, the increment is inhibited for
two instruction cycles immediately following the write.
Note: The value written to the TMR0 register
can be adjusted, in order to account for
the two instruction cycle delay when
TMR0 is written.
FIGURE 20-1: BLOCK DIAGRAM OF THE TIMER0
FOSC/4
Data Bus
0
8
T0CKI 1
0 Sync
1 2 TCY TMR0
0
From CPSCLK
1 TMR0SE Set Flag bit TMR0IF
TMR0CS 8-bit on Overflow
Prescaler PSA
T0XCS
Overflow to Timer1
PS<2:0>

PIC16(L)F1847
20.1.3 SOFTWARE PROGRAMMABLE
PRESCALER
A software programmable prescaler is available for
exclusive use with Timer0. The prescaler is enabled by
clearing the PSA bit of the OPTION_REG register.
Note: The Watchdog Timer (WDT) uses its own
independent prescaler.
There are eight prescaler options for the Timer0
module ranging from 1:2 to 1:256. The prescale values
are selectable via the PS<2:0> bits of the
OPTION_REG register. In order to have a 1:1 prescaler
value for the Timer0 module, the prescaler must be
disabled by setting the PSA bit of the OPTION_REG
register.
The prescaler is not readable or writable. All instructions
writing to the TMR0 register will clear the prescaler.
20.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0
register overflows from FFh to 00h. The TMR0IF
interrupt flag bit of the INTCON register is set every
time the TMR0 register overflows, regardless of
whether or not the Timer0 interrupt is enabled. The
TMR0IF bit can only be cleared in software. The Timer0
interrupt enable is the TMR0IE bit of the INTCON
register.
Note: The Timer0 interrupt cannot wake the
processor from Sleep since the timer is
frozen during Sleep.
20.1.5 8-BIT COUNTER MODE

SYNCHRONIZATION
When in 8-Bit Counter mode, the incrementing edge on
the T0CKI pin must be synchronized to the instruction
clock. Synchronization can be accomplished by
sampling the prescaler output on the Q2 and Q4 cycles
of the instruction clock. The high and low periods of the
external clocking source must meet the timing
requirements as shown in Section 30.0 “Electrical
Specifications”.
20.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep
mode. The contents of the TMR0 register will remain
unchanged while the processor is in Sleep mode.

PIC16(L)F1847
REGISTER 20-1: OPTION_REG: OPTION REGISTER

WPUEN INTEDG TMR0CS TMR0SE PSA PS<2:0>
bit 7 bit 0
Legend:
bit 7 WPUEN: Weak Pull-up Enable bit

1 = All weak pull-ups are disabled (except MCLR, if it is enabled)
0 = Weak pull-ups are enabled by individual WPUx latch values
bit 6 INTEDG: Interrupt Edge Select bit
1 = Interrupt on rising edge of RB0/INT pin
0 = Interrupt on falling edge of RB0/INT pin
bit 5 TMR0CS: Timer0 Clock Source Select bit
1 = Transition on RA4/T0CKI pin
0 = Internal instruction cycle clock (FOSC/4)
bit 4 TMR0SE: Timer0 Source Edge Select bit
1 = Increment on high-to-low transition on RA4/T0CKI pin
0 = Increment on low-to-high transition on RA4/T0CKI pin
bit 3 PSA: Prescaler Assignment bit
1 = Prescaler is not used by the Timer0 module (1:1 Rate)
0 = Prescaler is used by the Timer0 module
bit 2-0 PS<2:0>: Prescaler Rate Select bits
Bit Value Timer0 Rate
000 1:2
001 1:4
010 1:8
011 1 : 16
100 1 : 32
101 1 : 64
110 1 : 128
111 1 : 256
TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Register
on Page
CPSCON0 CPSON CPSRM — — CPSRNG<1:0> CPSOUT T0XCS 307
TMR0 Timer0 Module Register 161*
Legend: — = Unimplemented locations, read as ‘0’. Shaded cells are not used by the Timer0 module.

PIC16(L)F1847
21.0 TIMER1 MODULE WITH GATE • Gate Toggle Mode
CONTROL • Gate Single-pulse Mode
• Gate Value Status
The Timer1 module is a 16-bit timer/counter with the
• Gate Event Interrupt
following features:
Figure 21-1 is a block diagram of the Timer1 module.
• 16-bit timer/counter register pair (TMR1H:TMR1L)
• Programmable internal or external clock source
• 2-bit prescaler
• Dedicated 32 kHz oscillator circuit
• Optionally synchronized comparator out
• Multiple Timer1 gate (count enable) sources
• Interrupt on overflow
• Wake-up on overflow (external clock,
Asynchronous mode only)
• Time base for the Capture/Compare function
• Special Event Trigger (with CCP/ECCP)
• Selectable Gate Source Polarity
FIGURE 21-1: TIMER1 BLOCK DIAGRAM
T1GSS<1:0>
T1G 00 T1GSPM
From Timer0 01 T1G_IN 0

Overflow T1GVAL Data Bus
0 D Q
sync_C1OUT 10 Single Pulse RD
1 T1GCON
Acq. Control Q1 EN
D Q 1
sync_C2OUT 11 Interrupt Set
CK Q T1GGO/DONE
TMR1ON det TMR1GIF
R
T1GPOL T1GTM
TMR1GE
Set flag bit TMR1ON
TMR1IF on To Comparator Module
Overflow TMR1(2)
EN Synchronized
0 clock input
TMR1H TMR1L T1CLK
Q D
1
TMR1CS<1:0>
T1SYNC
T1OSO OUT
Cap. Sensing
11
T1OSC Oscillator Prescaler Synchronize(3)
1 1, 2, 4, 8 det
T1OSI 10
EN
2
0
FOSC T1CKPS<1:0>
Internal 01
Clock FOSC/2
T1OSCEN Sleep input
Internal
FOSC/4 Clock
Internal 00
(1) Clock
T1CKI
To Clock Switching Modules
Note 1: ST Buffer is high speed type when using T1CKI.

2: Timer1 register increments on rising edge.
3: Synchronize does not operate while in Sleep.

PIC16(L)F1847
21.1 Timer1 Operation 21.2 Clock Source Selection
The Timer1 module is a 16-bit incrementing counter The TMR1CS<1:0> and T1OSCEN bits of the T1CON
which is accessed through the TMR1H:TMR1L register register are used to select the clock source for Timer1.
pair. Writes to TMR1H or TMR1L directly update the Table 21-2 displays the clock source selections.
counter.
21.2.1 INTERNAL CLOCK SOURCE
When used with an internal clock source, the module is
a timer and increments on every instruction cycle. When the internal clock source is selected the
When used with an external clock source, the module TMR1H:TMR1L register pair will increment on multiples
can be used as either a timer or counter and incre- of FOSC as determined by the Timer1 prescaler.
ments on every selected edge of the external source. When the FOSC internal clock source is selected, the
Timer1 is enabled by configuring the TMR1ON and Timer1 register value will increment by four counts every
TMR1GE bits in the T1CON and T1GCON registers, instruction clock cycle. Due to this condition, a 2 LSB
respectively. Table 21-1 displays the Timer1 enable error in resolution will occur when reading the Timer1
selections. value. To utilize the full resolution of Timer1, an
asynchronous input signal must be used to gate the
Timer1 clock input.
TABLE 21-1: TIMER1 ENABLE
The following asynchronous sources may be used:
SELECTIONS
• Asynchronous event on the T1G pin to Timer1
Timer1
TMR1ON TMR1GE Gate
Operation
• C1 or C2 comparator input to Timer1 Gate
0 0 Off
0 1 Off 21.2.2 EXTERNAL CLOCK SOURCE
1 0 Always On When the external clock source is selected, the Timer1
1 1 Count Enabled module may work as a timer or a counter.
When enabled to count, Timer1 is incremented on the
rising edge of the external clock input T1CKI or the
capacitive sensing oscillator signal. Either of these
external clock sources can be synchronized to the
microcontroller system clock or they can run
asynchronously.
When used as a timer with a clock oscillator, an
external 32.768 kHz crystal can be used in conjunction
with the dedicated internal oscillator circuit.
Note: In Counter mode, a falling edge must be
registered by the counter prior to the first
incrementing rising edge after any one or
more of the following conditions:
• Timer1 enabled after POR
• Write to TMR1H or TMR1L
• Timer1 is disabled
• Timer1 is disabled (TMR1ON = 0)
when T1CKI is high then Timer1 is
enabled (TMR1ON=1) when T1CKI is
low.
TABLE 21-2: CLOCK SOURCE SELECTIONS

TMR1CS1 TMR1CS0 T1OSCEN Clock Source
0 1 x System Clock (FOSC)
0 0 x Instruction Clock (FOSC/4)
1 1 x Capacitive Sensing Oscillator
1 0 0 External Clocking on T1CKI Pin
1 0 1 Osc.Circuit On T1OSI/T1OSO Pins

PIC16(L)F1847
21.3 Timer1 Prescaler 21.6 Timer1 Gate
Timer1 has four prescaler options allowing 1, 2, 4 or 8 Timer1 can be configured to count freely or the count
divisions of the clock input. The T1CKPS bits of the can be enabled and disabled using Timer1 Gate
T1CON register control the prescale counter. The circuitry. This is also referred to as Timer1 Gate Enable.
prescale counter is not directly readable or writable; Timer1 Gate can also be driven by multiple selectable
however, the prescaler counter is cleared upon a write to sources.
TMR1H or TMR1L.
21.6.1 TIMER1 GATE ENABLE
21.4 Timer1 Oscillator The Timer1 Gate Enable mode is enabled by setting
A dedicated low-power 32.768 kHz oscillator circuit is the TMR1GE bit of the T1GCON register. The polarity
built-in between pins T1OSI (input) and T1OSO of the Timer1 Gate Enable mode is configured using
(amplifier output). This internal circuit is to be used in the T1GPOL bit of the T1GCON register.
conjunction with an external 32.768 kHz crystal. When Timer1 Gate Enable mode is enabled, Timer1
The oscillator circuit is enabled by setting the T1OS- will increment on the rising edge of the Timer1 clock
CEN bit of the T1CON register. The oscillator will con- source. When Timer1 Gate Enable mode is disabled,
tinue to run during Sleep. no incrementing will occur and Timer1 will hold the
current count. See Figure 21-3 for timing details.
Note: The oscillator requires a start-up and
stabilization time before use. Thus,
T1OSCEN should be set and a suitable TABLE 21-3: TIMER1 GATE ENABLE
delay observed prior to enabling Timer1. SELECTIONS
T1CLK T1GPOL T1G Timer1 Operation
21.5 Timer1 Operation in
 0 0 Counts
Asynchronous Counter Mode
 0 1 Holds Count
If control bit T1SYNC of the T1CON register is set, the  1 0 Holds Count
external clock input is not synchronized. The timer
 1 1 Counts
increments asynchronously to the internal phase
clocks. If external clock source is selected then the
21.6.2 TIMER1 GATE SOURCE
timer will continue to run during Sleep and can
generate an interrupt on overflow, which will wake-up SELECTION
the processor. However, special precautions in The Timer1 Gate source can be selected from one of
software are needed to read/write the timer (see four different sources. Source selection is controlled by
Section 21.5.1 “Reading and Writing Timer1 in the T1GSS bits of the T1GCON register. The polarity
Asynchronous Counter Mode”). for each available source is also selectable. Polarity
selection is controlled by the T1GPOL bit of the
Note: When switching from synchronous to
T1GCON register.
asynchronous operation, it is possible to
skip an increment. When switching from
asynchronous to synchronous operation, TABLE 21-4: TIMER1 GATE SOURCES
it is possible to produce an additional T1GSS Timer1 Gate Source
increment.
00 Timer1 Gate Pin
21.5.1 READING AND WRITING TIMER1 IN 01 Overflow of Timer0
ASYNCHRONOUS COUNTER (TMR0 increments from FFh to 00h)
MODE 10 Comparator 1 Output sync_C1OUT
(optionally Timer1 synchronized output)
Reading TMR1H or TMR1L while the timer is running
from an external asynchronous clock will ensure a valid 11 Comparator 2 Output sync_C2OUT
read (taken care of in hardware). However, the user (optionally Timer1 synchronized output)
should keep in mind that reading the 16-bit timer in two
8-bit values itself, poses certain problems, since the
timer may overflow between the reads.
For writes, it is recommended that the user simply stop
the timer and write the desired values. A write
contention may occur by writing to the timer registers,
while the register is incrementing. This may produce an
unpredictable value in the TMR1H:TMR1L register pair.

PIC16(L)F1847
21.6.2.1 T1G Pin Gate Operation 21.6.4 TIMER1 GATE SINGLE-PULSE
The T1G pin is one source for Timer1 Gate Control. It MODE
can be used to supply an external source to the Timer1 When Timer1 Gate Single-Pulse mode is enabled, it is
Gate circuitry. possible to capture a single pulse gate event. Timer1
Gate Single-Pulse mode is first enabled by setting the
21.6.2.2 Timer0 Overflow Gate Operation T1GSPM bit in the T1GCON register. Next, the
When Timer0 increments from FFh to 00h, a T1GGO/DONE bit in the T1GCON register must be set.
low-to-high pulse will automatically be generated and The Timer1 will be fully enabled on the next
internally supplied to the Timer1 Gate circuitry. incrementing edge. On the next trailing edge of the
pulse, the T1GGO/DONE bit will automatically be
21.6.2.3 Comparator C1 Gate Operation cleared. No other gate events will be allowed to
increment Timer1 until the T1GGO/DONE bit is once
The output resulting from a Comparator 1 operation can
again set in software.See Example 21-5 for timing
be selected as a source for Timer1 Gate Control. The
details.
Comparator 1 output (sync_C1OUT) can be
synchronized to the Timer1 clock or left asynchronous. If the Single Pulse Gate mode is disabled by clearing the
For more information see Section 19.4.1 “Comparator T1GSPM bit in the T1GCON register, the T1GGO/DONE
Output Synchronization”. bit should also be cleared.
Enabling the Toggle mode and the Single-Pulse mode
21.6.2.4 Comparator C2 Gate Operation simultaneously will permit both sections to work
The output resulting from a Comparator 2 operation together. This allows the cycle times on the Timer1
can be selected as a source for Timer1 Gate Control. Gate source to be measured. See Figure 21-6 for
The Comparator 2 output (sync_C2OUT) can be timing details.
synchronized to the Timer1 clock or left asynchronous.
For more information see Section 19.4.1 “Comparator 21.6.5 TIMER1 GATE VALUE STATUS
Output Synchronization”. When Timer1 Gate Value Status is utilized, it is possible
to read the most current level of the gate control value.
21.6.3 TIMER1 GATE TOGGLE MODE The value is stored in the T1GVAL bit in the T1GCON
When Timer1 Gate Toggle mode is enabled, it is register. The T1GVAL bit is valid even when the Timer1
possible to measure the full-cycle length of a Timer1 Gate is not enabled (TMR1GE bit is cleared).
gate signal, as opposed to the duration of a single level
pulse. 21.6.6 TIMER1 GATE EVENT INTERRUPT
The Timer1 Gate source is routed through a flip-flop When Timer1 Gate Event Interrupt is enabled, it is
that changes state on every incrementing edge of the possible to generate an interrupt upon the completion
signal. See Figure 21-4 for timing details. of a gate event. When the falling edge of T1GVAL
occurs, the TMR1GIF flag bit in the PIR1 register will be
Timer1 Gate Toggle mode is enabled by setting the
set. If the TMR1GIE bit in the PIE1 register is set, then
T1GTM bit of the T1GCON register. When the T1GTM
an interrupt will be recognized.
bit is cleared, the flip-flop is cleared and held clear. This
is necessary in order to control which edge is The TMR1GIF flag bit operates even when the Timer1
measured. Gate is not enabled (TMR1GE bit is cleared).
Note: Enabling Toggle mode at the same time

as changing the gate polarity may result in
indeterminate operation.

PIC16(L)F1847
21.7 Timer1 Interrupt 21.9 ECCP/CCP Capture/Compare Time
The Timer1 register pair (TMR1H:TMR1L) increments
Base
to FFFFh and rolls over to 0000h. When Timer1 rolls The CCP modules use the TMR1H:TMR1L register
over, the Timer1 interrupt flag bit of the PIR1 register is pair as the time base when operating in Capture or
set. To enable the interrupt on rollover, you must set Compare mode.
these bits:
In Capture mode, the value in the TMR1H:TMR1L
• TMR1ON bit of the T1CON register register pair is copied into the CCPR1H:CCPR1L
• TMR1IE bit of the PIE1 register register pair on a configured event.
• PEIE bit of the INTCON register In Compare mode, an event is triggered when the value
• GIE bit of the INTCON register CCPR1H:CCPR1L register pair matches the value in
The interrupt is cleared by clearing the TMR1IF bit in the TMR1H:TMR1L register pair. This event can be a
the Interrupt Service Routine. Special Event Trigger.
For more information, see Section 24.0
Note: The TMR1H:TMR1L register pair and the
“Capture/Compare/PWM Modules”.
TMR1IF bit should be cleared before
enabling interrupts.
21.10 ECCP/CCP Special Event Trigger
21.8 Timer1 Operation During Sleep When any of the CCP’s are configured to trigger a
special event, the trigger will clear the TMR1H:TMR1L
Timer1 can only operate during Sleep when setup in register pair. This special event does not cause a Tim-
Asynchronous Counter mode. In this mode, an external er1 interrupt. The CCP module may still be configured
crystal or clock source can be used to increment the to generate a CCP interrupt.
counter. To set up the timer to wake the device:
In this mode of operation, the CCPR1H:CCPR1L
• TMR1ON bit of the T1CON register must be set register pair becomes the period register for Timer1.
• TMR1IE bit of the PIE1 register must be set
Timer1 should be synchronized and FOSC/4 should be
• PEIE bit of the INTCON register must be set selected as the clock source in order to utilize the
• T1SYNC bit of the T1CON register must be set Special Event Trigger. Asynchronous operation of Tim-
• TMR1CS bits of the T1CON register must be er1 can cause a Special Event Trigger to be missed.
configured In the event that a write to TMR1H or TMR1L coincides
• T1OSCEN bit of the T1CON register must be with a Special Event Trigger from the CCP, the write will
configured take precedence.
The device will wake-up on an overflow and execute For more information, see Section 16.2.5 “Special
the next instructions. If the GIE bit of the INTCON Event Trigger”.
register is set, the device will call the Interrupt Service
Routine.
Timer1 oscillator will continue to operate in Sleep
regardless of the T1SYNC bit setting.
FIGURE 21-2: TIMER1 INCREMENTING EDGE
T1CKI = 1
when TMR1
Enabled
T1CKI = 0
when TMR1
Enabled
Note 1: Arrows indicate counter increments.

2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

PIC16(L)F1847
FIGURE 21-3: TIMER1 GATE ENABLE MODE
TMR1GE
T1GPOL
T1G_IN
T1CKI
T1GVAL
Timer1 N N+1 N+2 N+3 N+4
FIGURE 21-4: TIMER1 GATE TOGGLE MODE
TMR1GE
T1GPOL
T1GTM
T1G_IN
T1CKI
T1GVAL
Timer1 N N+1 N+2 N+3 N+4 N+5 N+6 N+7 N+8

PIC16(L)F1847
FIGURE 21-5: TIMER1 GATE SINGLE-PULSE MODE
TMR1GE
T1GPOL
T1GSPM
Cleared by hardware on
T1GGO/ Set by software falling edge of T1GVAL
DONE
Counting enabled on
rising edge of T1G
T1G_IN
T1CKI
T1GVAL
Timer1 N N+1 N+2
Cleared by
TMR1GIF Cleared by software Set by hardware on software
falling edge of T1GVAL

PIC16(L)F1847
FIGURE 21-6: TIMER1 GATE SINGLE-PULSE AND TOGGLE COMBINED MODE
TMR1GE
T1GPOL
T1GSPM
T1GTM
Cleared by hardware on
T1GGO/ Set by software falling edge of T1GVAL
DONE Counting enabled on
rising edge of T1G
T1G_IN
T1CKI
T1GVAL
Timer1 N N+1 N+2 N+3 N+4
Set by hardware on Cleared by

TMR1GIF Cleared by software falling edge of T1GVAL software

PIC16(L)F1847
21.11 Timer1 Control Register
The Timer1 Control register (T1CON), shown in
Register 21-1, is used to control Timer1 and select the
various features of the Timer1 module.
REGISTER 21-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u R/W-0/u R/W-0/u R/W-0/u R/W-0/u R/W-0/u U-0 R/W-0/u
TMR1CS<1:0> T1CKPS<1:0> T1OSCEN T1SYNC — TMR1ON
bit 7 bit 0
Legend:
bit 7-6 TMR1CS<1:0>: Timer1 Clock Source Select bits

11 = Timer1 clock source is Capacitive Sensing Oscillator (CAPOSC)
10 = Timer1 clock source is pin or oscillator:
If T1OSCEN = 0:
External clock from T1CKI pin (on the rising edge)
If T1OSCEN = 1:
Crystal oscillator on T1OSI/T1OSO pins
01 = Timer1 clock source is system clock (FOSC)
00 = Timer1 clock source is instruction clock (FOSC/4)
bit 5-4 T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits
11 = 1:8 Prescale value
bit 3 T1OSCEN: LP Oscillator Enable Control bit
1 = Dedicated Timer1 oscillator circuit enabled
0 = Dedicated Timer1 oscillator circuit disabled
bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
TMR1CS<1:0> = 1X
1 = Do not synchronize external clock input
0 = Synchronize external clock input with system clock (FOSC)
TMR1CS<1:0> = 0X
This bit is ignored. Timer1 uses the internal clock when TMR1CS<1:0> = 1X.
bit 0 TMR1ON: Timer1 On bit
1 = Enables Timer1
0 = Stops Timer1
Clears Timer1 Gate flip-flop

PIC16(L)F1847
21.12 Timer1 Gate Control Register
The Timer1 Gate Control register (T1GCON), shown in
Register 21-2, is used to control Timer1 Gate.
REGISTER 21-2: T1GCON: TIMER1 GATE CONTROL REGISTER

R/W-0/u R/W-0/u R/W-0/u R/W-0/u R/W/HC-0/u R-x/x R/W-0/u R/W-0/u
TMR1GE T1GPOL T1GTM T1GSPM T1GGO/ T1GVAL T1GSS<1:0>
DONE
bit 7 bit 0
Legend:
‘1’ = Bit is set ‘0’ = Bit is cleared HC = Bit is cleared by hardware
bit 7 TMR1GE: Timer1 Gate Enable bit

If TMR1ON = 0:
This bit is ignored
If TMR1ON = 1:
1 = Timer1 counting is controlled by the Timer1 gate function
0 = Timer1 counts regardless of Timer1 gate function
bit 6 T1GPOL: Timer1 Gate Polarity bit
1 = Timer1 gate is active-high (Timer1 counts when gate is high)
0 = Timer1 gate is active-low (Timer1 counts when gate is low)
bit 5 T1GTM: Timer1 Gate Toggle Mode bit
1 = Timer1 Gate Toggle mode is enabled
0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared
Timer1 gate flip-flop toggles on every rising edge.
bit 4 T1GSPM: Timer1 Gate Single-Pulse Mode bit
1 = Timer1 gate Single-Pulse mode is enabled and is controlling Timer1 gate
0 = Timer1 gate Single-Pulse mode is disabled
bit 3 T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit
1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge
0 = Timer1 gate single-pulse acquisition has completed or has not been started
bit 2 T1GVAL: Timer1 Gate Current State bit
Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L.
Unaffected by Timer1 Gate Enable (TMR1GE).
bit 1-0 T1GSS<1:0>: Timer1 Gate Source Select bits
00 = Timer1 Gate pin
01 = Timer0 overflow output
10 = Comparator 1 optionally synchronized output (sync_C1OUT)
11 = Comparator 2 optionally synchronized output (sync_C2OUT)

PIC16(L)F1847
TABLE 21-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1
Register
on Page
CCP1CON P1M<1:0> DC1B<1:0> CCP1M<3:0> 211
PORTB RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 120
TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register 164*
TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register 164*
T1GCON TMR1GE T1GPOL T1GTM T1GSPM T1GGO/ T1GVAL T1GSS<1:0> 173
DONE
Legend: — = unimplemented, read as ‘0’. Shaded cells are not used by the Timer1 module.

PIC16(L)F1847
22.0 TIMER2/4/6 MODULES
There are up to three identical Timer2-type modules
available. To maintain pre-existing naming conventions,
the Timers are called Timer2, Timer4 and Timer6 (also
Timer2/4/6).
Note: The ‘x’ variable used in this section is
used to designate Timer2, Timer4, or
Timer6. For example, TxCON references
T2CON, T4CON or T6CON. PRx
references PR2, PR4 or PR6.
The Timer2/4/6 modules incorporate the following
features:
• 8-bit Timer and Period registers (TMRx and PRx,
respectively)
• Readable and writable (both registers)
• Software programmable prescaler (1:1, 1:4, 1:16,
and 1:64)
• Software programmable postscaler (1:1 to 1:16)
• Interrupt on TMRx match with PRx, respectively
• Optional use as the shift clock for the MSSPx
modules (Timer2 only)
See Figure 22-1 for a block diagram of Timer2/4/6.
FIGURE 22-1: TIMER2/4/6 BLOCK DIAGRAM
Sets Flag
TMRx
bit TMRxIF
Output
Prescaler Reset
FOSC/4 TMRx
1:1, 1:4, 1:16, 1:64
2 Postscaler
Comparator
EQ 1:1 to 1:16
TxCKPS<1:0>
PRx 4
TxOUTPS<3:0>

PIC16(L)F1847
22.1 Timer2/4/6 Operation 22.3 Timer2/4/6 Output
The clock input to the Timer2/4/6 modules is the The unscaled output of TMRx is available primarily to
system instruction clock (FOSC/4). the CCP modules, where it is used as a time base for
TMRx increments from 00h on each clock edge. operations in PWM mode.
A 4-bit counter/prescaler on the clock input allows direct Timer2 can be optionally used as the shift clock source
input, divide-by-4 and divide-by-16 prescale options. for the MSSPx modules operating in SPI mode.
These options are selected by the prescaler control bits, Additional information is provided in Section 25.0
TxCKPS<1:0> of the TxCON register. The value of “Master Synchronous Serial Port (MSSP1 and
TMRx is compared to that of the Period register, PRx, on MSSP2) Module”.
each clock cycle. When the two values match, the
comparator generates a match signal as the timer 22.4 Timer2/4/6 Operation During Sleep
output. This signal also resets the value of TMRx to 00h
The Timer2/4/6 timers cannot be operated while the
on the next cycle and drives the output
processor is in Sleep mode. The contents of the TMRx
counter/postscaler (see Section 22.2 “Timer2/4/6
and PRx registers will remain unchanged while the
Interrupt”).
processor is in Sleep mode.
The TMRx and PRx registers are both directly readable
and writable. The TMRx register is cleared on any
device Reset, whereas the PRx register initializes to
FFh. Both the prescaler and postscaler counters are
cleared on the following events:
• a write to the TMRx register
• a write to the TxCON register
• MCLR Reset
• Watchdog Timer (WDT) Reset
• Stack Overflow Reset
• Stack Underflow Reset
• RESET Instruction
Note: TMRx is not cleared when TxCON is
written.
22.2 Timer2/4/6 Interrupt

Timer2/4/6 can also generate an optional device
interrupt. The Timer2/4/6 output signal (TMRx-to-PRx
match) provides the input for the 4-bit
counter/postscaler. This counter generates the TMRx
match interrupt flag which is latched in TMRxIF of the
PIRx register. The interrupt is enabled by setting the
TMRx Match Interrupt Enable bit, TMRxIE of the PIEx
register.
A range of 16 postscale options (from 1:1 through 1:16
inclusive) can be selected with the postscaler control
bits, TxOUTPS<3:0>, of the TxCON register.

PIC16(L)F1847
REGISTER 22-1: TXCON: TIMER2/TIMER4/TIMER6 CONTROL REGISTER

— TOUTPS<3:0> TMRxON TxCKPS<1:0>
bit 7 bit 0
Legend:

bit 6-3 TOUTPS<3:0>: Timer Output Postscaler Select bits
0000 = 1:1 Postscaler
bit 2 TMRxON: Timerx On bit
1 = Timerx is on
0 = Timerx is off
bit 1-0 TxCKPS<1:0>: Timer2-type Clock Prescale Select bits
00 = Prescaler is 1
01 = Prescaler is 4
10 = Prescaler is 16
11 = Prescaler is 64

PIC16(L)F1847
TABLE 22-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2/4/6
Register
on Page
PR2 Timer2 Module Period Register 175*
T2CON — T2OUTPS<3:0> TMR2ON T2CKPS<1:0> 177
TMR2 Holding Register for the 8-bit TMR2 Time Base 175*
Legend: — = unimplemented read as ‘0’. Shaded cells are not used for Timer2 module.

PIC16(L)F1847
23.0 DATA SIGNAL MODULATOR Using this method, the DSM can generate the following
types of Key Modulation schemes:
The Data Signal Modulator (DSM) is a peripheral which
• Frequency-Shift Keying (FSK)
allows the user to mix a data stream, also known as a
modulator signal, with a carrier signal to produce a • Phase-Shift Keying (PSK)
modulated output. • On-Off Keying (OOK)
Both the carrier and the modulator signals are supplied Additionally, the following features are provided within
to the DSM module either internally, from the output of the DSM module:
a peripheral, or externally through an input pin. • Carrier Synchronization
The modulated output signal is generated by perform- • Carrier Source Polarity Select
ing a logical “AND” operation of both the carrier and • Carrier Source Pin Disable
modulator signals and then provided to the MDOUT pin.
• Programmable Modulator Data
The carrier signal is comprised of two distinct and • Modulator Source Pin Disable
separate signals. A carrier high (CARH) signal and a
• Modulated Output Polarity Select
carrier low (CARL) signal. During the time in which the
modulator (MOD) signal is in a logic high state, the • Slew Rate Control
DSM mixes the carrier high signal with the modulator Figure 23-1 shows a Simplified Block Diagram of the
signal. When the modulator signal is in a logic low Data Signal Modulator peripheral.
state, the DSM mixes the carrier low signal with the
modulator signal.
FIGURE 23-1: SIMPLIFIED BLOCK DIAGRAM OF THE DATA SIGNAL MODULATOR

MDCH<3:0>
MDEN
VSS 0000
MDCIN1 0001 EN
MDCIN2 0010 Data Signal
CLKR 0011 Modulator
CCP1 0100
CCP2 0101 CARH
CCP3 0110
CCP4 0111
1000 MDCHPOL
Reserved
No Channel *
Selected *
1111 D
SYNC
MDMS<3:0> Q 1
MDBIT 0000
MDMIN 0001
CCP1 0010 0
CCP2 0011
CCP3 0100 MDCHSYNC
CCP4 0101
Comparator C1 0110 MOD
Comparator C2 0111
MSSP1 SDO1 1000 MDOUT
MSSP2 SDO2 1001
TX 1010 MDOE
MDOPOL
Reserved 1011
No Channel *
*
Selected 1111
D
MDCL<3:0> SYNC
Q 1
VSS 0000
MDCIN1 0001
MDCIN2 0010
CLKR 0011 0
CCP1 0100
CCP2 0101 CARL MDCLSYNC
CCP3 0110
CCP4 0111
1000
Reserved
* MDCLPOL
No Channel
Selected *
1111

PIC16(L)F1847
23.1 DSM Operation 23.3 Carrier Signal Sources
The DSM module can be enabled by setting the MDEN The carrier high signal and carrier low signal can be
bit in the MDCON register. Clearing the MDEN bit in the supplied from the following sources:
MDCON register, disables the DSM module by • CCP1 Signal
automatically switching the carrier high and carrier low
• CCP2 Signal
signals to the VSS signal source. The modulator signal
source is also switched to the MDBIT in the MDCON • CCP3 Signal
register. This not only assures that the DSM module is • CCP4 Signal
inactive, but that it is also consuming the least amount • Reference Clock Module Signal
of current. • External Signal on MDCIN1 pin
The values used to select the carrier high, carrier low, • External Signal on MDCIN2 pin
and modulator sources held by the Modulation Source, • VSS
Modulation High Carrier, and Modulation Low Carrier
control registers are not affected when the MDEN bit is The carrier high signal is selected by configuring the
cleared and the DSM module is disabled. The values MDCH <3:0> bits in the MDCARH register. The carrier
inside these registers remain unchanged while the low signal is selected by configuring the MDCL <3:0>
DSM is inactive. The sources for the carrier high, bits in the MDCARL register.
carrier low and modulator signals will once again be
selected when the MDEN bit is set and the DSM 23.4 Carrier Synchronization
module is again enabled and active.
During the time when the DSM switches between
The modulated output signal can be disabled without carrier high and carrier low signal sources, the carrier
shutting down the DSM module. The DSM module will data in the modulated output signal can become
remain active and continue to mix signals, but the truncated. To prevent this, the carrier signal can be
output value will not be sent to the MDOUT pin. During synchronized to the modulator signal. When synchroni-
the time that the output is disabled, the MDOUT pin will zation is enabled, the carrier pulse that is being mixed
remain low. The modulated output can be disabled by at the time of the transition is allowed to transition low
clearing the MDOE bit in the MDCON register. before the DSM switches over to the next carrier
source.
23.2 Modulator Signal Sources Synchronization is enabled separately for the carrier
The modulator signal can be supplied from the follow- high and carrier low signal sources. Synchronization for
ing sources: the carrier high signal can be enabled by setting the
MDCHSYNC bit in the MDCARH register. Synchroniza-
• CCP1 Signal tion for the carrier low signal can be enabled by setting
• CCP2 Signal the MDCLSYNC bit in the MDCARL register.
• CCP3 Signal Figure 23-1 through Figure 23-5 show timing diagrams
• CCP4 Signal of using various synchronization methods.
• MSSP1 SDO1 Signal (SPI Mode Only)
• MSSP2 SDO2 Signal (SPI Mode Only)
• Comparator C1 Signal
• Comparator C2 Signal
• EUSART TX Signal
• External Signal on MDMIN1 pin
• MDBIT bit in the MDCON register
The modulator signal is selected by configuring the
MDMS <3:0> bits in the MDSRC register.

PIC16(L)F1847
FIGURE 23-2: ON OFF KEYING (OOK) SYNCHRONIZATION
Carrier Low (CARL)
Carrier High (CARH)
Modulator (MOD)
MDCHSYNC = 1
MDCLSYNC = 0
MDCHSYNC = 1
MDCLSYNC = 1
MDCHSYNC = 0
MDCLSYNC = 0
MDCHSYNC = 0
MDCLSYNC = 1
EXAMPLE 23-1: NO SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 0)

Carrier High (CARH)
Carrier Low (CARL)
Modulator (MOD)
MDCHSYNC = 0
MDCLSYNC = 0
Active Carrier CARH CARL CARH CARL

State
FIGURE 23-3: CARRIER HIGH SYNCHRONIZATION (MDSHSYNC = 1, MDCLSYNC = 0)

Carrier High (CARH)
Carrier Low (CARL)
Modulator (MOD)
MDCHSYNC = 1
MDCLSYNC = 0
Active Carrier CARH both CARL CARH both CARL

State

PIC16(L)F1847
FIGURE 23-4: CARRIER LOW SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 1)
Carrier High (CARH)
Carrier Low (CARL)
Modulator (MOD)
MDCHSYNC = 0
MDCLSYNC = 1

State
FIGURE 23-5: FULL SYNCHRONIZATION (MDSHSYNC = 1, MDCLSYNC = 1)

Carrier High (CARH)
Carrier Low (CARL)
Modulator (MOD) Falling edges

used to sync
MDCHSYNC = 1
MDCLSYNC = 1

State

PIC16(L)F1847
23.5 Carrier Source Polarity Select
The signal provided from any selected input source for
the carrier high and carrier low signals can be inverted.
Inverting the signal for the carrier high source is
enabled by setting the MDCHPOL bit of the MDCARH
register. Inverting the signal for the carrier low source is
enabled by setting the MDCLPOL bit of the MDCARL
register.
23.6 Carrier Source Pin Disable

Some peripherals assert control over their correspond-
ing output pin when they are enabled. For example,
when the CCP1 module is enabled, the output of CCP1
is connected to the CCP1 pin.
This default connection to a pin can be disabled by
setting the MDCHODIS bit in the MDCARH register for
the carrier high source and the MDCLODIS bit in the
MDCARL register for the carrier low source.
23.7 Programmable Modulator Data

The MDBIT of the MDCON register can be selected as
the source for the modulator signal. This gives the user
the ability to program the value used for modulation.
23.8 Modulator Source Pin Disable

The modulator source default connection to a pin can
be disabled by setting the MDMSODIS bit in the
MDSRC register.
23.9 Modulated Output Polarity

The modulated output signal provided on the MDOUT
pin can also be inverted. Inverting the modulated out-
put signal is enabled by setting the MDOPOL bit of the
MDCON register.
23.10 Slew Rate Control

The slew rate limitation on the output port pin can be
disabled. The slew rate limitation can be removed by
clearing the MDSLR bit in the MDCON register.
23.11 Operation in Sleep Mode

The DSM module is not affected by Sleep mode. The
DSM can still operate during Sleep, if the Carrier and
Modulator input sources are also still operable during
Sleep.

Upon any device Reset, the Data Signal Modulator
module is disabled. The user’s firmware is responsible
for initializing the module before enabling the output.
The registers are reset to their default values.

PIC16(L)F1847
REGISTER 23-1: MDCON: MODULATION CONTROL REGISTER

R/W-0/0 R/W-0/0 R/W-1/1 R/W-0/0 R-0/0 U-0 U-0 R/W-0/0
MDEN MDOE MDSLR MDOPOL MDOUT — — MDBIT
bit 7 bit 0
Legend:
bit 7 MDEN: Modulator Module Enable bit

1 = Modulator module is enabled and mixing input signals
0 = Modulator module is disabled and has no output
bit 6 MDOE: Modulator Module Pin Output Enable bit
1 = Modulator pin output enabled
0 = Modulator pin output disabled
bit 5 MDSLR: MDOUT Pin Slew Rate Limiting bit
1 = MDOUT pin slew rate limiting enabled
0 = MDOUT pin slew rate limiting disabled
bit 4 MDOPOL: Modulator Output Polarity Select bit
1 = Modulator output signal is inverted
0 = Modulator output signal is not inverted
bit 3 MDOUT: Modulator Output bit
Displays the current output value of the Modulator module.(1)
bit 0 MDBIT: Allows software to manually set modulation source input to module(2)
Note 1: The modulated output frequency can be greater and asynchronous from the clock that updates this
register bit, the bit value may not be valid for higher speed modulator or carrier signals.
2: MDBIT must be selected as the modulation source in the MDSRC register for this operation.

PIC16(L)F1847
REGISTER 23-2: MDSRC: MODULATION SOURCE CONTROL REGISTER

R/W-x/u U-0 U-0 U-0 R/W-x/u R/W-x/u R/W-x/u R/W-x/u
MDMSODIS — — — MDMS<3:0>
bit 7 bit 0
Legend:
bit 7 MDMSODIS: Modulation Source Output Disable bit

1 = Output signal driving the peripheral output pin (selected by MDMS<3:0>) is disabled
0 = Output signal driving the peripheral output pin (selected by MDMS<3:0>) is enabled
bit 3-0 MDMS<3:0> Modulation Source Selection bits
1010 = EUSART TX output
1001 = MSSP2 SDOx output
1000 = MSSP1 SDOx output
0111 = Comparator2 output
0110 = Comparator1 output
0101 = CCP4 output (PWM Output mode only)
0001 = MDMIN port pin
0000 = MDBIT bit of MDCON register is modulation source
Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

PIC16(L)F1847
REGISTER 23-3: MDCARH: MODULATION HIGH CARRIER CONTROL REGISTER

R/W-x/u R/W-x/u R/W-x/u U-0 R/W-x/u R/W-x/u R/W-x/u R/W-x/u
MDCHODIS MDCHPOL MDCHSYNC — MDCH<3:0>
bit 7 bit 0
Legend:
bit 7 MDCHODIS: Modulator High Carrier Output Disable bit

1 = Output signal driving the peripheral output pin (selected by MDCH<3:0>) is disabled
0 = Output signal driving the peripheral output pin (selected by MDCH<3:0>) is enabled
bit 6 MDCHPOL: Modulator High Carrier Polarity Select bit
1 = Selected high carrier signal is inverted
0 = Selected high carrier signal is not inverted
bit 5 MDCHSYNC: Modulator High Carrier Synchronization Enable bit
1 = Modulator waits for a falling edge on the high time carrier signal before allowing a switch to the
low time carrier
0 = Modulator Output is not synchronized to the high time carrier signal(1)
bit 3-0 MDCH<3:0> Modulator Data High Carrier Selection bits (1)
•
•
•
0011 = Reference Clock module signal
0010 = MDCIN2 port pin
0000 = VSS

PIC16(L)F1847
REGISTER 23-4: MDCARL: MODULATION LOW CARRIER CONTROL REGISTER

R/W-x/u R/W-x/u R/W-x/u U-0 R/W-x/u R/W-x/u R/W-x/u R/W-x/u
MDCLODIS MDCLPOL MDCLSYNC — MDCL<3:0>
bit 7 bit 0
Legend:
bit 7 MDCLODIS: Modulator Low Carrier Output Disable bit

1 = Output signal driving the peripheral output pin (selected by MDCL<3:0> of the MDCARL register)
is disabled
0 = Output signal driving the peripheral output pin (selected by MDCL<3:0> of the MDCARL register)
is enabled
bit 6 MDCLPOL: Modulator Low Carrier Polarity Select bit
1 = Selected low carrier signal is inverted
0 = Selected low carrier signal is not inverted
bit 5 MDCLSYNC: Modulator Low Carrier Synchronization Enable bit
1 = Modulator waits for a falling edge on the low time carrier signal before allowing a switch to the high
time carrier
0 = Modulator Output is not synchronized to the low time carrier signal(1)
bit 3-0 MDCL<3:0> Modulator Data High Carrier Selection bits (1)
•
•
•
0011 = Reference Clock module signal
0000 = VSS
TABLE 23-1: SUMMARY OF REGISTERS ASSOCIATED WITH DATA SIGNAL MODULATOR MODE
Register
on Page
MDCARH MDCHODIS MDCHPOL MDCHSYNC — MDCH<3:0> 186
MDCARL MDCLODIS MDCLPOL MDCLSYNC — MDCL<3:0> 187
MDCON MDEN MDOE MDSLR MDOPOL MDOUT — — MDBIT 184
MDSRC MDMSODIS — — — MDMS<3:0> 185
Legend: — = unimplemented, read as ‘0’. Shaded cells are not used in the Data Signal Modulator mode.

PIC16(L)F1847
24.0 CAPTURE/COMPARE/PWM
MODULES Note 1: In devices with more than one CCP
The Capture/Compare/PWM module is a peripheral module, it is very important to pay close
which allows the user to time and control different attention to the register names used. A
events, and to generate Pulse-Width Modulation number placed after the module acronym
(PWM) signals. In Capture mode, the peripheral allows is used to distinguish between separate
the timing of the duration of an event. The Compare modules. For example, the CCP1CON
mode allows the user to trigger an external event when and CCP2CON control the same
a predetermined amount of time has expired. The operational aspects of two completely
PWM mode can generate Pulse-Width Modulated different CCP modules.
signals of varying frequency and duty cycle. 2: Throughout this section, generic
This family of devices contains two Enhanced references to a CCP module in any of its
Capture/Compare/PWM modules (ECCP1 and ECCP2,) operating modes may be interpreted as
and two standard Capture/Compare/PWM modules being equally applicable to ECCP1,
(CCP3 and CCP4). ECCP2, CCP3 and CCP4. Register
names, module signals, I/O pins, and bit
The Capture and Compare functions are identical for all
names may use the generic designator ‘x’
four CCP modules (ECCP1, ECCP2, CCP3 and
to indicate the use of a numeral to
CCP4). The only differences between CCP modules
distinguish a particular module, when
are in the Pulse-Width Modulation (PWM) function. The
required.
standard PWM function is identical in modules, CCP3
and CCP4. In CCP modules ECCP1 and ECCP2, the
Enhanced PWM function has slight variations from one
another. Full-Bridge ECCP modules have four
available I/O pins while Half-Bridge ECCP modules
only have two available I/O pins. See Table 24-1 for
more information.
TABLE 24-1: PWM RESOURCES

Device Name ECCP1 ECCP2 CCP3 CCP4
Enhanced PWM Enhanced PWM
PIC16(L)F1847 Standard PWM Standard PWM
Full-Bridge Half-Bridge

PIC16(L)F1847
24.1 Capture Mode 24.1.2 TIMER1 MODE RESOURCE
The Capture mode function described in this section is Timer1 must be running in Timer mode or Synchronized
available and identical for CCP modules ECCP1, Counter mode for the CCP module to use the capture
ECCP2, CCP3 and CCP4. feature. In Asynchronous Counter mode, the capture
operation may not work.
Capture mode makes use of the 16-bit Timer1
resource. When an event occurs on the CCPx pin, the See Section 21.0 “Timer1 Module with Gate Control”
16-bit CCPRxH:CCPRxL register pair captures and for more information on configuring Timer1.
stores the 16-bit value of the TMR1H:TMR1L register
pair, respectively. An event is defined as one of the 24.1.3 SOFTWARE INTERRUPT MODE
following and is configured by the CCPxM<3:0> bits of When the Capture mode is changed, a false capture
the CCPxCON register: interrupt may be generated. The user should keep the
• Every falling edge CCPxIE interrupt enable bit of the PIEx register clear to
avoid false interrupts. Additionally, the user should
• Every rising edge
clear the CCPxIF interrupt flag bit of the PIRx register
• Every 4th rising edge following any change in Operating mode.
• Every 16th rising edge
Note: Clocking Timer1 from the system clock
When a capture is made, the Interrupt Request Flag bit (FOSC) should not be used in Capture
CCPxIF of the PIRx register is set. The interrupt flag mode. In order for Capture mode to
must be cleared in software. If another capture occurs recognize the trigger event on the CCPx
before the value in the CCPRxH, CCPRxL register pair pin, Timer1 must be clocked from the
is read, the old captured value is overwritten by the new instruction clock (FOSC/4) or from an
captured value. external clock source.
Figure 24-1 shows a simplified diagram of the Capture
operation. 24.1.4 CCP PRESCALER
There are four prescaler settings specified by the
24.1.1 CCP PIN CONFIGURATION
CCPxM<3:0> bits of the CCPxCON register. Whenever
In Capture mode, the CCPx pin should be configured the CCP module is turned off, or the CCP module is not
as an input by setting the associated TRIS control bit. in Capture mode, the prescaler counter is cleared. Any
Also, the CCPx pin function can be moved to Reset will clear the prescaler counter.
alternative pins using the APFCON0 or APFCON1 Switching from one capture prescaler to another does not
register. Refer to Section 12.1 “Alternate Pin clear the prescaler and may generate a false interrupt. To
Function” for more details. avoid this unexpected operation, turn the module off by
clearing the CCPxCON register before changing the
Note: If the CCPx pin is configured as an output,
prescaler. Example 24-1 demonstrates the code to
a write to the port can cause a capture
perform this function.
condition.
EXAMPLE 24-1: CHANGING BETWEEN

FIGURE 24-1: CAPTURE MODE
CAPTURE PRESCALERS
OPERATION BLOCK
BANKSEL CCPxCON ;Set Bank bits to point
DIAGRAM
;to CCPxCON
Set Flag bit CCPxIF CLRF CCPxCON ;Turn CCP module off
(PIRx register)
Prescaler MOVLW NEW_CAPT_PS ;Load the W reg with
 1, 4, 16 ;the new prescaler
CCPx CCPRxH CCPRxL ;move value and CCP ON
pin MOVWF CCPxCON ;Load CCPxCON with this
Capture ;value
and
Edge Detect Enable
TMR1H TMR1L
CCPxM<3:0>
System Clock (FOSC)

PIC16(L)F1847
24.1.5 CAPTURE DURING SLEEP 24.1.6 ALTERNATE PIN LOCATIONS
Capture mode depends upon the Timer1 module for This module incorporates I/O pins that can be moved to
proper operation. There are two options for driving the other locations with the use of the Alternate Pin
Timer1 module in Capture mode. It can be driven by the Function registers, APFCON0 and APFCON1. To
instruction clock (FOSC/4), or by an external clock source. determine which pins can be moved and what their
When Timer1 is clocked by FOSC/4, Timer1 will not default locations are upon a Reset, see Section 12.1
increment during Sleep. When the device wakes from “Alternate Pin Function” for more information.
Sleep, Timer1 will continue from its previous state.
Capture mode will operate during Sleep when Timer1
is clocked by an external clock source.
TABLE 24-2: SUMMARY OF REGISTERS ASSOCIATED WITH CAPTURE

Register
on Page
APFCON0 RXDTSEL SDO1SEL SS1SEL P2BSEL CCP2SEL P1DSEL P1CSEL CCP1SEL 112
CCPR1L Capture/Compare/PWM Register Low Byte (LSB) 189*
CCPR1H Capture/Compare/PWM Register High Byte (MSB) 189*
CM1CON1 C1INTP C1INTN C1PCH<1:0> — — C1NCH<1:0> 159
CCPR2L Capture/Compare/PWM Register Low Byte (LSB) 211
CCPR2H Capture/Compare/PWM Register High Byte (MSB) 211
CCP3CON — — DC3B<1:0> CCP3M<3:0> 211
CCP4CON — — DC4B<1:0> CCP4M<3:0)> 211
T1GCON TMR1GE T1GPOL T1GTM T1GSPM T1GGO/DONE T1GVAL T1GSS<1:0> 173
Legend: — = Unimplemented locations, read as ‘0’. Shaded cells are not used by Capture mode.

PIC16(L)F1847
24.2 Compare Mode 24.2.2 TIMER1 MODE RESOURCE
The Compare mode function described in this section In Compare mode, Timer1 must be running in either Timer
is available and identical for CCP modules ECCP1, mode or Synchronized Counter mode. The compare
ECCP2, CCP3 and CCP4. operation may not work in Asynchronous Counter mode.
Compare mode makes use of the 16-bit Timer1 See Section 24.2.2 “Timer1 Mode Resource” for
resource. The 16-bit value of the CCPRxH:CCPRxL more information on configuring Timer1.
register pair is constantly compared against the 16-bit Note: Clocking Timer1 from the system clock
value of the TMR1H:TMR1L register pair. When a (FOSC) should not be used in Compare
match occurs, one of the following events can occur: mode. In order for Compare mode to
• Toggle the CCPx output recognize the trigger event on the CCPx
• Set the CCPx output pin, TImer1 must be clocked from the
instruction clock (FOSC/4) or from an
• Clear the CCPx output
external clock source.
• Generate a Special Event Trigger
• Generate a Software Interrupt 24.2.3 SOFTWARE INTERRUPT MODE
The action on the pin is based on the value of the When Generate Software Interrupt mode is chosen
CCPxM<3:0> control bits of the CCPxCON register. At (CCPxM<3:0> = 1010), the CCPx module does not
the same time, the interrupt flag CCPxIF bit is set. assert control of the CCPx pin (see the CCPxCON
All Compare modes can generate an interrupt. register).
Figure 24-2 shows a simplified diagram of the
24.2.4 SPECIAL EVENT TRIGGER
Compare operation.
When Special Event Trigger mode is chosen
FIGURE 24-2: COMPARE MODE (CCPxM<3:0> = 1011), the CCPx module does the
following:
OPERATION BLOCK
DIAGRAM • Resets Timer1
• Starts an ADC conversion if ADC is enabled
CCPxM<3:0>
Mode Select The CCPx module does not assert control of the CCPx
pin in this mode.
Set CCPxIF Interrupt Flag
(PIRx) The Special Event Trigger output of the CCP occurs
CCPx 4
CCPRxH CCPRxL immediately upon a match between the TMR1H,
Pin
TMR1L register pair and the CCPRxH, CCPRxL
Q S register pair. The TMR1H, TMR1L register pair is not
Output Comparator
R Logic Match reset until the next rising edge of the Timer1 clock. The
TMR1H TMR1L
Special Event Trigger output starts an ADC conversion
TRIS (if the ADC module is enabled). This allows the
Output Enable
CCPRxH, CCPRxL register pair to effectively provide a
Special Event Trigger 16-bit programmable period register for Timer1.
TABLE 24-3: SPECIAL EVENT TRIGGER
24.2.1 CCP PIN CONFIGURATION Device CCPx
The user must configure the CCPx pin as an output by PIC16(L)F1847 CCP4
clearing the associated TRIS bit.
Refer to Section 16.2.5 “Special Event Trigger” for
Also, the CCPx pin function can be moved to more information.
alternative pins using the APFCON register. Refer to
Section 12.1 “Alternate Pin Function” for more Note 1: The Special Event Trigger from the CCP
details. module does not set interrupt flag bit
TMR1IF of the PIR1 register.
Note: Clearing the CCPxCON register will force
2: Removing the match condition by
the CCPx compare output latch to the
changing the contents of the CCPRxH
default low level. This is not the PORT I/O
and CCPRxL register pair, between the
data latch.
clock edge that generates the Special
Event Trigger and the clock edge that
generates the Timer1 Reset, will
preclude the Reset from occurring.

PIC16(L)F1847
24.2.5 COMPARE DURING SLEEP 24.2.6 ALTERNATE PIN LOCATIONS
The Compare mode is dependent upon the system This module incorporates I/O pins that can be moved to
clock (FOSC) for proper operation. Since FOSC is shut other locations with the use of the alternate pin function
down during Sleep mode, the Compare mode will not registers, APFCON0 and APFCON1. To determine
function properly during Sleep. which pins can be moved and what their default loca-
tions are upon a Reset, see Section 12.1 “Alternate
Pin Function” for more information.
TABLE 24-4: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE

Register
on Page
CCPR1L Capture/Compare/PWM Register Low Byte (LSB) 189*
CCPR1H Capture/Compare/PWM Register High Byte (MSB) 189*
CCP3CON — — DC3B<1:0> CCP3M<3:0> 211
CCP4CON — — DC4B<1:0> CCP4M<3:0)> 211
T1GCON TMR1GE T1GPOL T1GTM T1GSPM T1GGO/DONE T1GVAL T1GSS<1:0> 173
Legend: — = Unimplemented locations, read as ‘0’. Shaded cells are not used by Compare mode.

PIC16(L)F1847
24.3 PWM Overview FIGURE 24-3: CCP PWM OUTPUT SIGNAL
Pulse-Width Modulation (PWM) is a scheme that Period
provides power to a load by switching quickly between
fully on and fully off states. The PWM signal resembles Pulse Width
TMRx = PRx
a square wave where the high portion of the signal is
considered the on state and the low portion of the signal TMRx = CCPRxH:CCPxCON<5:4>
is considered the off state. The high portion, also known
TMRx = 0
as the pulse width, can vary in time and is defined in
steps. A larger number of steps applied, which
lengthens the pulse width, also supplies more power to
the load. Lowering the number of steps applied, which
FIGURE 24-4: SIMPLIFIED PWM BLOCK
shortens the pulse width, supplies less power. The DIAGRAM
PWM period is defined as the duration of one complete CCPxCON<5:4>
cycle or the total amount of on and off time combined. Duty Cycle Registers
PWM resolution defines the maximum number of steps CCPRxL

that can be present in a single PWM period. A higher
resolution allows for more precise control of the pulse
width time and in turn the power that is applied to the
load. CCPRxH(2) (Slave)
CCPx
The term duty cycle describes the proportion of the on
time to the off time and is expressed in percentages, Comparator R Q
where 0% is fully off and 100% is fully on. A lower duty
cycle corresponds to less power applied and a higher (1) S
TMRx
duty cycle corresponds to more power applied. TRIS
Figure 24-3 shows a typical waveform of the PWM
signal. Comparator
Clear Timer,
toggle CCPx pin and
24.3.1 STANDARD PWM OPERATION PRx
latch duty cycle
The standard PWM function described in this section is

Note 1: The 8-bit timer TMRx register is concatenated
available and identical for CCP modules ECCP1,
with the 2-bit internal system clock (FOSC), or
ECCP2, CCP3 and CCP4. two bits of the prescaler, to create the 10-bit
The standard PWM mode generates a Pulse-Width time base.
Modulation (PWM) signal on the CCPx pin with up to 10 2: In PWM mode, CCPRxH is a read-only register.
bits of resolution. The period, duty cycle, and resolution
are controlled by the following registers:
• PRx registers
• TxCON registers
• CCPRxL registers
• CCPxCON registers
Figure 24-4 shows a simplified block diagram of PWM
operation.
Note 1: The corresponding TRIS bit must be

cleared to enable the PWM output on the
CCPx pin.
2: Clearing the CCPxCON register will
relinquish control of the CCPx pin.

PIC16(L)F1847
24.3.2 SETUP FOR PWM OPERATION When TMRx is equal to PRx, the following three events
occur on the next increment cycle:
The following steps should be taken when configuring
the CCP module for standard PWM operation: • TMRx is cleared
1. Disable the CCPx pin output driver by setting the • The CCPx pin is set. (Exception: If the PWM duty
associated TRIS bit. cycle = 0%, the pin will not be set.)
2. Load the PRx register with the PWM period • The PWM duty cycle is latched from CCPRxL into
value. CCPRxH.
3. Configure the CCP module for the PWM mode
by loading the CCPxCON register with the Note: The Timer postscaler (see Section 22.1
appropriate values. “Timer2/4/6 Operation”) is not used in the
determination of the PWM frequency.
4. Load the CCPRxL register and the DCxBx bits
of the CCPxCON register, with the PWM duty
24.3.5 PWM DUTY CYCLE
cycle value.
5. Configure and start Timer2/4/6: The PWM duty cycle is specified by writing a 10-bit
value to multiple registers: CCPRxL register and
• Select the Timer2/4/6 resource to be used
DCxB<1:0> bits of the CCPxCON register. The
for PWM generation by setting the
CCPRxL contains the eight MSbs and the DCxB<1:0>
CxTSEL<1:0> bits in the CCPTMRS
bits of the CCPxCON register contain the two LSbs.
register.
CCPRxL and DCxB<1:0> bits of the CCPxCON
• Clear the TMRxIF interrupt flag bit of the register can be written to at any time. The duty cycle
PIRx register. See Note below. value is not latched into CCPRxH until after the period
• Configure the TxCKPS bits of the TxCON completes (i.e., a match between PRx and TMRx
register with the Timer prescale value. registers occurs). While using the PWM, the CCPRxH
• Enable the Timer by setting the TMRxON register is read-only.
bit of the TxCON register. Equation 24-2 is used to calculate the PWM pulse
6. Enable PWM output pin: width.
• Wait until the Timer overflows and the Equation 24-3 is used to calculate the PWM duty cycle
TMRxIF bit of the PIRx register is set. See ratio.
Note below.
• Enable the CCPx pin output driver by EQUATION 24-2: PULSE WIDTH
clearing the associated TRIS bit.
Note: In order to send a complete duty cycle and Pulse Width =  CCPRxL:CCPxCON<5:4>  
period on the first PWM output, the above
steps must be included in the setup T OSC  (TMRx Prescale Value)
sequence. If it is not critical to start with a
complete PWM signal on the first output,
then step 6 may be ignored. EQUATION 24-3: DUTY CYCLE RATIO
24.3.3 TIMER2/4/6 TIMER RESOURCE  CCPRxL:CCPxCON<5:4> 

Duty Cycle Ratio = -----------------------------------------------------------------------
The PWM standard mode makes use of one of the 8-bit 4  PRx + 1 
Timer2/4/6 timer resources to specify the PWM period.
Configuring the CxTSEL<1:0> bits in the CCPTMRS The CCPRxH register and a 2-bit internal latch are
register selects which Timer2/4/6 timer is used. used to double buffer the PWM duty cycle. This double
buffering is essential for glitchless PWM operation.
24.3.4 PWM PERIOD The 8-bit timer TMRx register is concatenated with either
The PWM period is specified by the PRx register of the 2-bit internal system clock (FOSC), or two bits of the
Timer2/4/6. The PWM period can be calculated using prescaler, to create the 10-bit time base. The system
the formula of Equation 24-1. clock is used if the Timer2/4/6 prescaler is set to 1:1.
When the 10-bit time base matches the CCPRxH and
EQUATION 24-1: PWM PERIOD 2-bit latch, then the CCPx pin is cleared (see
Figure 24-4).
PWM Period =   PRx  + 1   4  T OSC 
(TMRx Prescale Value)
Note 1: TOSC = 1/FOSC

PIC16(L)F1847
24.3.6 PWM RESOLUTION EQUATION 24-4: PWM RESOLUTION
The resolution determines the number of available duty
cycles for a given period. For example, a 10-bit resolution log  4  PRx + 1  
Resolution = ------------------------------------------ bits
will result in 1024 discrete duty cycles, whereas an 8-bit log  2 
resolution will result in 256 discrete duty cycles.
The maximum PWM resolution is ten bits when PRx is
255. The resolution is a function of the PRx register Note: If the pulse width value is greater than the
value as shown by Equation 24-4. period the assigned PWM pin(s) will
remain unchanged.
TABLE 24-5: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (FOSC = 32 MHz)

PWM Frequency 1.95 kHz 7.81 kHz 31.25 kHz 125 kHz 250 kHz 333.3 kHz
Timer Prescale (1, 4, 16) 16 4 1 1 1 1
PRx Value 0xFF 0xFF 0xFF 0x3F 0x1F 0x17
Maximum Resolution (bits) 10 10 10 8 7 6.6

PWM Frequency 1.22 kHz 4.88 kHz 19.53 kHz 78.12 kHz 156.3 kHz 208.3 kHz
Timer Prescale (1, 4, 16) 16 4 1 1 1 1
PRx Value 0xFF 0xFF 0xFF 0x3F 0x1F 0x17
Maximum Resolution (bits) 10 10 10 8 7 6.6

PWM Frequency 1.22 kHz 4.90 kHz 19.61 kHz 76.92 kHz 153.85 kHz 200.0 kHz
Timer Prescale (1, 4, 16) 16 4 1 1 1 1
PRx Value 0x65 0x65 0x65 0x19 0x0C 0x09
Maximum Resolution (bits) 8 8 8 6 5 5

PIC16(L)F1847
24.3.7 OPERATION IN SLEEP MODE 24.3.10 ALTERNATE PIN LOCATIONS
In Sleep mode, the TMRx register will not increment This module incorporates I/O pins that can be moved to
and the state of the module will not change. If the CCPx other locations with the use of the alternate pin function
pin is driving a value, it will continue to drive that value. registers, APFCON0 and APFCON1. To determine
When the device wakes up, TMRx will continue from its which pins can be moved and what their default loca-
previous state. tions are upon a Reset, see Section 12.1 “Alternate
24.3.8 CHANGES IN SYSTEM CLOCK
FREQUENCY
The PWM frequency is derived from the system clock
frequency. Any changes in the system clock frequency
will result in changes to the PWM frequency. See
Section 5.0 “Oscillator Module (With Fail-Safe
Clock Monitor)” for additional details.
24.3.9 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the
CCP registers to their Reset states.
TABLE 24-8: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Register
on Page
CCPTMRS C4TSEL<1:0> C3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0> 212
PR4 Timer4 Period Register 86
PR6 Timer6 Period Register 86
TMR4 Holding Register for the 8-bit TMR4 Time Base 86
T6CON — T6OUTPS<3:0> TRM6ON T6CKPS<1:0> 177
TMR6 Holding Register for the 8-bit TMR6 Time Base 86
CCP3CON — — DC3B<1:0> CCP3M<3:0> 211
CCP4CON — — DC4B<1:0> CCP4M<3:0> 211
PR2 Timer2 Period Register 175*
Legend: — = Unimplemented locations, read as ‘0’. Shaded cells are not used by the PWM.

PIC16(L)F1847
24.4 PWM (Enhanced Mode) To select an Enhanced PWM Output mode, the PxM bits
of the CCPxCON register must be configured
The enhanced PWM function described in this section is appropriately.
available for CCP modules ECCP1 and ECCP2 with any
differences between modules noted. The PWM outputs are multiplexed with I/O pins and are
designated PxA, PxB, PxC and PxD. The polarity of the
The enhanced PWM mode generates a Pulse-Width PWM pins is configurable and is selected by setting the
Modulation (PWM) signal on up to four different output CCPxM bits in the CCPxCON register appropriately.
pins with up to ten bits of resolution. The period, duty
cycle, and resolution are controlled by the following Figure 24-5 shows an example of a simplified block
registers: diagram of the Enhanced PWM module.
• PRx registers Figure 24-8 shows the pin assignments for various
Enhanced PWM modes.
• TxCON registers
• CCPRxL registers Note 1: The corresponding TRIS bit must be
• CCPxCON registers cleared to enable the PWM output on the
CCPx pin.
The ECCP modules have the following additional PWM
registers which control Auto-shutdown, Auto-restart, 2: Clearing the CCPxCON register will
Dead-band Delay and PWM Steering modes: relinquish control of the CCPx pin.
• CCPxAS registers 3: Any pin not used in the enhanced PWM

mode is available for alternate pin
• PSTRxCON registers
functions, if applicable.
• PWMxCON registers
4: To prevent the generation of an
The enhanced PWM module can generate the following incomplete waveform when the PWM is
five PWM Output modes: first enabled, the ECCP module waits
• Single PWM until the start of a new PWM period
• Half-Bridge PWM before generating a PWM signal.
• Full-Bridge PWM, Forward Mode
• Full-Bridge PWM, Reverse Mode
• Single PWM with PWM Steering Mode
FIGURE 24-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE
DCxB<1:0> PxM<1:0> CCPxM<3:0>
Duty Cycle Registers
2 4
CCPRxL
CCPx/PxA CCPx/PxA
TRISx
CCPRxH (Slave)
PxB PxB
Output TRISx
Comparator R Q
Controller
PxC PxC
TMRx (1)
S TRISx
PxD PxD
Comparator
Clear Timer, TRISx
toggle PWM pin and
latch duty cycle
PRx PWMxCON
Note 1: The 8-bit timer TMRx register is concatenated with the 2-bit internal Q clock, or two bits of the prescaler to create the 10-bit time
base.

PIC16(L)F1847
TABLE 24-9: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES
ECCP Mode PxM<1:0> CCPx/PxA PxB PxC PxD
Single 00 Yes(1) Yes(1) Yes(1) Yes(1)
Half-Bridge 10 Yes Yes No No
Full-Bridge, Forward 01 Yes Yes Yes Yes
Full-Bridge, Reverse 11 Yes Yes Yes Yes
Note 1: PWM Steering enables outputs in Single mode.
FIGURE 24-6: EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH

STATE)
Pulse PRX+1
PxM<1:0> Signal 0
Width
Period
00 (Single Output) PxA Modulated

Delay Delay
PxA Modulated
10 (Half-Bridge) PxB Modulated
PxA Active
(Full-Bridge, PxB Inactive

01 Forward)
PxC Inactive
PxD Modulated
PxA Inactive
(Full-Bridge, PxB Modulated

11
Reverse)
PxC Active
PxD Inactive
Relationships:
• Period = 4 * TOSC * (PRx + 1) * (TMRx Prescale Value)
• Pulse Width = TOSC * (CCPRxL<7:0>:CCPxCON<5:4>) * (TMRx Prescale Value)
• Delay = 4 * TOSC * (PWMxCON<6:0>)

PIC16(L)F1847
FIGURE 24-7: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)
Pulse PRx+1
PxM<1:0> Signal 0
Width
Period
00 (Single Output) PxA Modulated
PxA Modulated
Delay Delay
10 (Half-Bridge) PxB Modulated
PxA Active
(Full-Bridge, PxB Inactive

01 Forward)
PxC Inactive
PxD Modulated
PxA Inactive
(Full-Bridge, PxB Modulated

11
Reverse)
PxC Active
PxD Inactive
Relationships:
• Period = 4 * TOSC * (PRx + 1) * (TMRx Prescale Value)
• Pulse Width = TOSC * (CCPRxL<7:0>:CCPxCON<5:4>) * (TMRx Prescale Value)
• Delay = 4 * TOSC * (PWMxCON<6:0>)

PIC16(L)F1847
24.4.1 HALF-BRIDGE MODE Since the PxA and PxB outputs are multiplexed with the
PORT data latches, the associated TRIS bits must be
In Half-Bridge mode, two pins are used as outputs to
cleared to configure PxA and PxB as outputs.
drive push-pull loads. The PWM output signal is output
on the CCPx/PxA pin, while the complementary PWM
output signal is output on the PxB pin (see FIGURE 24-8: EXAMPLE OF
Figure 24-9). This mode can be used for Half-Bridge HALF-BRIDGE PWM
applications, as shown in Figure 24-9, or for Full-Bridge OUTPUT
applications, where four power switches are being Period Period
modulated with two PWM signals.
Pulse Width
In Half-Bridge mode, the programmable dead-band delay
can be used to prevent shoot-through current in PxA(2)
Half-Bridge power devices. The value of the PDC<6:0> td
bits of the PWMxCON register sets the number of td
instruction cycles before the output is driven active. If the PxB(2)
value is greater than the duty cycle, the corresponding
output remains inactive during the entire cycle. See (1) (1) (1)
Section 24.4.5 “Programmable Dead-Band Delay
Mode” for more details of the dead-band delay td = Dead-Band Delay
operations. Note 1: At this time, the TMRx register is equal to the
PRx register.
2: Output signals are shown as active-high.
FIGURE 24-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS
Standard Half-Bridge Circuit (“Push-Pull”)
FET
Driver +
PxA
-
Load
FET
Driver
+
PxB
-
Half-Bridge Output Driving a Full-Bridge Circuit
V+
FET FET
Driver Driver
PxA
Load
FET FET
Driver Driver
PxB

PIC16(L)F1847
24.4.2 FULL-BRIDGE MODE
In Full-Bridge mode, all four pins are used as outputs.
An example of Full-Bridge application is shown in
Figure 24-10.
In the Forward mode, pin CCPx/PxA is driven to its active
state, pin PxD is modulated, while PxB and PxC will be
driven to their inactive state as shown in Figure 24-11.
In the Reverse mode, PxC is driven to its active state, pin
PxB is modulated, while PxA and PxD will be driven to
their inactive state as shown Figure 24-12.
PxA, PxB, PxC and PxD outputs are multiplexed with
the PORT data latches. The associated TRIS bits must
be cleared to configure the PxA, PxB, PxC and PxD
pins as outputs.
FIGURE 24-10: EXAMPLE OF FULL-BRIDGE APPLICATION

V+
FET QA QC FET
Driver Driver
PxA
Load
PxB
FET FET
Driver Driver
PxC
QB QD
V-
PxD

PIC16(L)F1847
FIGURE 24-11: EXAMPLE OF FULL-BRIDGE PWM OUTPUT
Forward Mode
Period
(2)
PxA
Pulse Width
PxB(2)
PxC(2)
PxD(2)
(1) (1)
Reverse Mode
Period
Pulse Width
PxA(2)
PxB(2)
PxC(2)
PxD(2)
(1) (1)
Note 1: At this time, the TMRx register is equal to the PRx register.
2: Output signal is shown as active-high.

PIC16(L)F1847
24.4.2.1 Direction Change in Full-Bridge The Full-Bridge mode does not provide dead-band
Mode delay. As one output is modulated at a time, dead-band
delay is generally not required. There is a situation
In the Full-Bridge mode, the PxM1 bit in the CCPxCON
where dead-band delay is required. This situation
register allows users to control the forward/reverse
occurs when both of the following conditions are true:
direction. When the application firmware changes this
direction control bit, the module will change to the new 1. The direction of the PWM output changes when
direction on the next PWM cycle. the duty cycle of the output is at or near 100%.
A direction change is initiated in software by changing 2. The turn off time of the power switch, including
the PxM1 bit of the CCPxCON register. The following the power device and driver circuit, is greater
sequence occurs four Timer cycles prior to the end of than the turn on time.
the current PWM period: Figure 24-13 shows an example of the PWM direction
• The modulated outputs (PxB and PxD) are placed changing from forward to reverse, at a near 100% duty
in their inactive state. cycle. In this example, at time t1, the output PxA and
PxD become inactive, while output PxC becomes
• The associated unmodulated outputs (PxA and
active. Since the turn off time of the power devices is
PxC) are switched to drive in the opposite
longer than the turn on time, a shoot-through current
direction.
will flow through power devices QC and QD (see
• PWM modulation resumes at the beginning of the Figure 24-10) for the duration of ‘t’. The same
next period. phenomenon will occur to power devices QA and QB
See Figure 24-13 for an illustration of this sequence. for PWM direction change from reverse to forward.
If changing PWM direction at high duty cycle is required
for an application, two possible solutions for eliminating
the shoot-through current are:
1. Reduce PWM duty cycle for one PWM period
before changing directions.
2. Use switch drivers that can drive the switches off
faster than they can drive them on.
Other options to prevent shoot-through current may
exist.
FIGURE 24-12: EXAMPLE OF PWM DIRECTION CHANGE
Signal Period(1) Period
PxA (Active-High)
PxB (Active-High)
Pulse Width
PxC (Active-High)
(2)
PxD (Active-High)
Pulse Width
Note 1: The direction bit PxM1 of the CCPxCON register is written any time during the PWM cycle.
2: When changing directions, the PxA and PxC signals switch before the end of the current PWM cycle. The
modulated PxB and PxD signals are inactive at this time. The length of this time is four Timer counts.

PIC16(L)F1847
FIGURE 24-13: EXAMPLE OF PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE
Forward Period t1 Reverse Period
PxA
PxB
PW
PxC
PxD PW
TON
External Switch C
TOFF
External Switch D
Potential T = TOFF – TON

Shoot-Through Current
Note 1: All signals are shown as active-high.

2: TON is the turn on delay of power switch QC and its driver.
3: TOFF is the turn off delay of power switch QD and its driver.

PIC16(L)F1847
24.4.3 ENHANCED PWM
AUTO-SHUTDOWN MODE Note 1: The auto-shutdown condition is a
The PWM mode supports an Auto-Shutdown mode that level-based signal, not an edge-based
will disable the PWM outputs when an external signal. As long as the level is present, the
shutdown event occurs. Auto-Shutdown mode places auto-shutdown will persist.
the PWM output pins into a predetermined state. This 2: Writing to the CCPxASE bit of the
mode is used to help prevent the PWM from damaging CCPxAS register is disabled while an
the application. auto-shutdown condition persists.
The auto-shutdown sources are selected using the 3: Once the auto-shutdown condition has
CCPxAS<2:0> bits of the CCPxAS register. A shutdown been removed and the PWM restarted
event may be generated by: (either through firmware or auto-restart)
• A logic ‘0’ on the FLT0 pin the PWM signal will always restart at the
• A logic ‘1’ on a Comparator (Cx) output beginning of the next PWM period.
A shutdown condition is indicated by the CCPxASE 4: Prior to an auto-shutdown event caused
(Auto-Shutdown Event Status) bit of the CCPxAS by a comparator output or FLT0 pin event,
register. If the bit is a ‘0’, the PWM pins are operating a software shutdown can be triggered in
normally. If the bit is a ‘1’, the PWM outputs are in the firmware by setting the CCPxASE bit of
shutdown state. the CCPxAS register to ‘1’. The
Auto-Restart feature tracks the active
When a shutdown event occurs, two things happen:
status of a shutdown caused by a
The CCPxASE bit is set to ‘1’. The CCPxASE will comparator output or FLT0 pin event only.
remain set until cleared in firmware or an auto-restart If it is enabled at this time, it will
occurs (see Section 24.4.4 “Auto-restart Mode”). immediately clear this bit and restart the
The enabled PWM pins are asynchronously placed in ECCP module at the beginning of the
their shutdown states. The PWM output pins are next PWM period.
grouped into pairs [PxA/PxC] and [PxB/PxD]. The state
of each pin pair is determined by the PSSxAC and
PSSxBD bits of the CCPxAS register. Each pin pair may
be placed into one of three states:
• Drive logic ‘1’
• Drive logic ‘0’
• Tri-state (high-impedance)
FIGURE 24-14: PWM AUTO-SHUTDOWN WITH FIRMWARE RESTART (PXRSEN = 0)
Missing Pulse Missing Pulse

(Auto-Shutdown) (CCPxASE not clear)
Timer Timer Timer Timer Timer
Overflow Overflow Overflow Overflow Overflow
PWM Period
PWM Activity
Start of
PWM Period
Shutdown Event
CCPxASE bit
PWM
Shutdown Shutdown Resumes
Event Occurs Event Clears CCPxASE
Cleared by
Firmware

PIC16(L)F1847
24.4.4 AUTO-RESTART MODE If auto-restart is enabled, the CCPxASE bit will remain
set as long as the auto-shutdown condition is active.
The Enhanced PWM can be configured to automati-
When the auto-shutdown condition is removed, the
cally restart the PWM signal once the auto-shutdown
CCPxASE bit will be cleared via hardware and normal
condition has been removed. Auto-restart is enabled by
operation will resume.
setting the PxRSEN bit in the PWMxCON register.
FIGURE 24-15: PWM AUTO-SHUTDOWN WITH AUTO-RESTART (PXRSEN = 1)

Missing Pulse Missing Pulse
(Auto-Shutdown) (CCPxASE not clear)
Timer Timer Timer Timer Timer
Overflow Overflow Overflow Overflow Overflow
PWM Period
PWM Activity
Start of
PWM Period
Shutdown Event
CCPxASE bit
PWM
Shutdown Resumes
Event Occurs
Shutdown CCPxASE
Event Clears Cleared by
Hardware

PIC16(L)F1847
24.4.5 PROGRAMMABLE DEAD-BAND FIGURE 24-16: EXAMPLE OF
DELAY MODE HALF-BRIDGE PWM
In Half-Bridge applications where all power switches OUTPUT
are modulated at the PWM frequency, the power Period Period
switches normally require more time to turn off than to
turn on. If both the upper and lower power switches are Pulse Width
switched at the same time (one turned on, and the PxA(2)
other turned off), both switches may be on for a short td
period of time until one switch completely turns off.
td
During this brief interval, a very high current PxB(2)
(shoot-through current) will flow through both power
switches, shorting the bridge supply. To avoid this (1) (1) (1)
potentially destructive shoot-through current from
flowing during switching, turning on either of the power td = Dead-Band Delay
switches is normally delayed to allow the other switch
to completely turn off. Note 1: At this time, the TMRx register is equal to the
In Half-Bridge mode, a digitally programmable PRx register.
dead-band delay is available to avoid shoot-through 2: Output signals are shown as active-high.
current from destroying the bridge power switches. The
delay occurs at the signal transition from the non-active
state to the active state. See Figure 24-16 for
illustration. The lower seven bits of the associated
PWMxCON register (Figure 24-4) sets the delay period
in terms of microcontroller instruction cycles (TCY or 4
TOSC).
FIGURE 24-17: EXAMPLE OF HALF-BRIDGE APPLICATIONS

V+
Standard Half-Bridge Circuit (“Push-Pull”)
FET
Driver +
PxA V
-
Load
FET
Driver
+
PxB V
-
V-

PIC16(L)F1847
24.4.6 PWM STEERING MODE 24.4.6.1 Steering Synchronization
In Single Output mode, PWM steering allows any of the The STRxSYNC bit of the PSTRxCON register gives
PWM pins to be the modulated signal. Additionally, the the user two selections of when the steering event will
same PWM signal can be simultaneously available on happen. When the STRxSYNC bit is ‘0’, the steering
multiple pins. event will happen at the end of the instruction that
Once the Single Output mode is selected writes to the PSTRxCON register. In this case, the
(CCPxM<3:2> = 11 and PxM<1:0> = 00 of the output signal at the Px<D:A> pins may be an
CCPxCON register), the user firmware can bring out incomplete PWM waveform. This operation is useful
the same PWM signal to one, two, three or four output when the user firmware needs to immediately remove
pins by setting the appropriate STRx<D:A> bits of the a PWM signal from the pin.
PSTRxCON register, as shown in Register 24-5. When the STRxSYNC bit is ‘1’, the effective steering
update will happen at the beginning of the next PWM
period. In this case, steering on/off the PWM output will
Note: The associated TRIS bits must be set to always produce a complete PWM waveform.
output (‘0’) to enable the pin output driver
Figure 24-19 and Figure 24-20 illustrate the timing
in order to see the PWM signal on the pin.
diagrams of the PWM steering depending on the
While the PWM Steering mode is active, CCPxM<1:0> STRxSYNC setting.
bits of the CCPxCON register select the PWM output
polarity for the Px<D:A> pins. 24.4.7 START-UP CONSIDERATIONS
The PWM auto-shutdown operation also applies to When any PWM mode is used, the application
PWM Steering mode as described in Section 24.4.3 hardware must use the proper external pull-up and/or
“Enhanced PWM Auto-shutdown mode”. An pull-down resistors on the PWM output pins.
auto-shutdown event will only affect pins that have The CCPxM<1:0> bits of the CCPxCON register allow
PWM outputs enabled. the user to choose whether the PWM output signals are
active-high or active-low for each pair of PWM output
FIGURE 24-18: SIMPLIFIED STEERING pins (PxA/PxC and PxB/PxD). The PWM output
BLOCK DIAGRAM polarities must be selected before the PWM pin output
drivers are enabled. Changing the polarity
STRxA
configuration while the PWM pin output drivers are
PxA Signal
enable is not recommended since it may result in
PxA pin
CCPxM1 1 damage to the application circuits.
The PxA, PxB, PxC and PxD output latches may not be
PORT Data in the proper states when the PWM module is
0
TRIS
STRxB initialized. Enabling the PWM pin output drivers at the
same time as the Enhanced PWM modes may cause
PxB pin damage to the application circuit. The Enhanced PWM
CCPxM0 1
modes must be enabled in the proper Output mode and
PORT Data complete a full PWM cycle before enabling the PWM
0
TRIS
pin output drivers. The completion of a full PWM cycle
STRxC is indicated by the TMRxIF bit of the PIRx register
being set as the second PWM period begins.
PxC pin
CCPxM1 1 Note: When the microcontroller is released from
Reset, all of the I/O pins are in the
PORT Data 0 high-impedance state. The external cir-
TRIS cuits must keep the power switch devices
STRxD
in the Off state until the microcontroller
PxD pin drives the I/O pins with the proper signal
CCPxM0 1
levels or activates the PWM output(s).
PORT Data 0
TRIS
Note 1: Port outputs are configured as shown when

the CCPxCON register bits PxM<1:0> = 00
and CCPxM<3:2> = 11.
2: Single PWM output requires setting at least
one of the STRx bits.

PIC16(L)F1847
24.4.8 ALTERNATE PIN LOCATIONS
This module incorporates I/O pins that can be moved to
other locations with the use of the alternate pin function
registers, APFCON0 and APFCON1. To determine
which pins can be moved and what their default loca-
FIGURE 24-19: EXAMPLE OF STEERING EVENT AT END OF INSTRUCTION (STRxSYNC = 0)
PWM Period
PWM
STRx
P1<D:A> PORT Data PORT Data
P1n = PWM
FIGURE 24-20: EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION

(STRxSYNC = 1)
PWM
STRx
P1<D:A> PORT Data PORT Data
P1n = PWM

PIC16(L)F1847
TABLE 24-10: SUMMARY OF REGISTERS ASSOCIATED WITH ENHANCED PWM
Register
on Page
CCP1AS CCP1ASE CCP1AS<2:0> PSS1AC<1:0> PSS1BD<1:0> 213
CCPTMRS C4TSEL<1:0> C3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0> 212
PR2 Timer2 Period Register 175*
PSTR1CON — — — STR1SYNC STR1D STR1C STR1B STR1A 215
PWM1CON P1RSEN P1DC<6:0> 214
Legend: — = Unimplemented location, read as ‘0’. Shaded cells are not used by the PWM.

PIC16(L)F1847
REGISTER 24-1: CCPxCON: CCPx CONTROL REGISTER

R/W-00 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0
PxM<1:0>(1) DCxB<1:0> CCPxM<3:0>
bit 7 bit 0
Legend:
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Reset
bit 7-6 PxM<1:0>: Enhanced PWM Output Configuration bits(1)

Capture mode:
Unused
Compare mode:
Unused
If CCPxM<3:2> = 00, 01, 10:
xx = PxA assigned as Capture/Compare input; PxB, PxC, PxD assigned as port pins
If CCPxM<3:2> = 11:
00 = Single output; PxA modulated; PxB, PxC, PxD assigned as port pins
01 = Full-Bridge output forward; PxD modulated; PxA active; PxB, PxC inactive
10 = Half-Bridge output; PxA, PxB modulated with dead-band control; PxC, PxD assigned as port pins
11 = Full-Bridge output reverse; PxB modulated; PxC active; PxA, PxD inactive
bit 5-4 DCxB<1:0>: PWM Duty Cycle Least Significant bits
Capture mode:
Unused
Compare mode:
Unused
PWM mode:
These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.
bit 3-0 CCPxM<3:0>: ECCPx Mode Select bits
0000 = Capture/Compare/PWM off (resets ECCPx module)
0001 = Reserved
0010 = Compare mode: toggle output on match
0011 = Reserved
0100 = Capture mode: every falling edge

0101 = Capture mode: every rising edge
0110 = Capture mode: every 4th rising edge
0111 = Capture mode: every 16th rising edge
1000 = Compare mode: initialize ECCPx pin low; set output on compare match (set CCPxIF)
1001 = Compare mode: initialize ECCPx pin high; clear output on compare match (set CCPxIF)
1010 = Compare mode: generate software interrupt only; ECCPx pin reverts to I/O state
1011 = Compare mode: Special Event Trigger (ECCPx resets TMR1 or TMR3, sets CCPxIF bit, ECCP2 trigger
also starts ADC conversion if ADC module is enabled)(1)
CCP Modules only:

11xx = PWM mode
ECCP Modules only:
1100 = PWM mode: PxA, PxC active-high; PxB, PxD active-high
1101 = PWM mode: PxA, PxC active-high; PxB, PxD active-low
1110 = PWM mode: PxA, PxC active-low; PxB, PxD active-high
1111 = PWM mode: PxA, PxC active-low; PxB, PxD active-low
Note 1: These bits are not implemented on CCP<4:3>.

PIC16(L)F1847
REGISTER 24-2: CCPTMRS: PWM TIMER SELECTION CONTROL REGISTER

C4TSEL<1:0> C3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0>
bit 7 bit 0
Legend:
bit 7-6 C4TSEL<1:0>: CCP4 Timer Selection

00 = CCP4 is based off Timer 2 in PWM Mode
11 = Reserved
11 = Reserved
11 = Reserved
11 = Reserved

PIC16(L)F1847
REGISTER 24-3: CCPxAS: CCPx AUTO-SHUTDOWN CONTROL REGISTER

CCPxASE CCPxAS<2:0> PSSxAC<1:0> PSSxBD<1:0>
bit 7 bit 0
Legend:
bit 7 CCPxASE: CCPx Auto-Shutdown Event Status bit

1 = A shutdown event has occurred; CCPx outputs are in shutdown state
0 = CCPx outputs are operating
bit 6-4 CCxPAS<2:0>: CCPx Auto-Shutdown Source Select bits
000 = Auto-shutdown is disabled
001 = Comparator C1 output high(1)
010 = Comparator C2 output high(1)
011 = Either Comparator C1 or C2 high(1)
100 = VIL on FLT0 pin
101 = VIL on FLT0 pin or Comparator C1 high(1)
110 = VIL on FLT0 pin or Comparator C2 high(1)
111 = VIL on FLT0 pin or Comparator C1 or Comparator C2 high(1)
bit 3-2 PSSxAC<1:0>: Pins PxA and PxC Shutdown State Control bits
1x = Pins PxA and PxC tri-state
01 = Drive pins PxA and PxC to ‘1’
00 = Drive pins PxA and PxC to ‘0’
bit 1-0 PSSxBD<1:0>: Pins PxB and PxD Shutdown State Control bits
1x = Pins PxB and PxD tri-state
01 = Drive pins PxB and PxD to ‘1’
00 = Drive pins PxB and PxD to ‘0’
Note 1: If CxSYNC is enabled, the shutdown will be delayed by Timer1.

PIC16(L)F1847
REGISTER 24-4: PWMxCON: ENHANCED PWM CONTROL REGISTER

PxRSEN PxDC<6:0>
bit 7 bit 0
Legend:
bit 7 PxRSEN: PWM Restart Enable bit

1 = Upon auto-shutdown, the CCPxASE bit clears automatically once the shutdown event goes away;
the PWM restarts automatically
0 = Upon auto-shutdown, CCPxASE must be cleared in software to restart the PWM
bit 6-0 PxDC<6:0>: PWM Delay Count bits
PxDCx = Number of FOSC/4 (4 * TOSC) cycles between the scheduled time when a PWM signal
should transition active and the actual time it transitions active
Note 1: Bit resets to ‘0’ with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe
mode is enabled.

PIC16(L)F1847
REGISTER 24-5: PSTRxCON: PWM STEERING CONTROL REGISTER(1)

U-0 U-0 U-0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-1/1
— — — STRxSYNC STRxD STRxC STRxB STRxA
bit 7 bit 0
Legend:

bit 4 STRxSYNC: Steering Sync bit
1 = Output steering update occurs on next PWM period
0 = Output steering update occurs at the beginning of the instruction cycle boundary
bit 3 STRxD: Steering Enable bit D
1 = PxD pin has the PWM waveform with polarity control from CCPxM<1:0>
0 = PxD pin is assigned to port pin
bit 2 STRxC: Steering Enable bit C
1 = PxC pin has the PWM waveform with polarity control from CCPxM<1:0>
0 = PxC pin is assigned to port pin
bit 1 STRxB: Steering Enable bit B
1 = PxB pin has the PWM waveform with polarity control from CCPxM<1:0>
0 = PxB pin is assigned to port pin
bit 0 STRxA: Steering Enable bit A
1 = PxA pin has the PWM waveform with polarity control from CCPxM<1:0>
0 = PxA pin is assigned to port pin
Note 1: The PWM Steering mode is available only when the CCPxCON register bits CCPxM<3:2> = 11 and
PxM<1:0> = 00.

PIC16(L)F1847
25.0 MASTER SYNCHRONOUS
SERIAL PORT (MSSP1 AND Note: Register names, I/O pins, and bit names
MSSP2) MODULE may use the generic designator ‘x’ to
indicate the use of a numeral to distinguish
25.1 Master SSPx (MSSPx) Module a particular module, when required.
Overview
The Master Synchronous Serial Port (MSSPx) module
is a serial interface useful for communicating with other
peripheral or microcontroller devices. These peripheral
devices may be serial EEPROMs, shift registers,
display drivers, A/D converters, etc. The MSSPx
module can operate in one of two modes:
• Serial Peripheral Interface (SPI)
• Inter-Integrated Circuit (I2C)
The SPI interface supports the following modes and
features:
• Master mode
• Slave mode
• Clock Parity
• Slave Select Synchronization (Slave mode only)
• Daisy-chain connection of slave devices
Figure 25-1 is a block diagram of the SPI interface
module.
FIGURE 25-1: MSSPx BLOCK DIAGRAM (SPI MODE)
Data Bus
Read Write
SSPxBUF Reg
SDIx
SDO_out
SSPxSR Reg
SDOx bit 0 Shift
Clock
SSx SSx Control 2 (CKP, CKE)

Enable Clock Select
Edge
Select SCK_out
SSPM<3:0>
4
( TMR22Output )
SCKx
Edge Prescaler TOSC
Select 4, 16, 64
Baud Rate
Generator
TRIS bit (SSPxADD)

PIC16(L)F1847
The I2C interface supports the following modes and The PIC16F1827 has two MSSP modules, MSSP1 and
features: MSSP2, each module operating independently from
• Master mode the other.
• Slave mode
• Byte NACKing (Slave mode) Note 1: In devices with more than one MSSP
• Limited Multi-master support module, it is very important to pay close
• 7-bit and 10-bit addressing attention to SSPxCONx register names.
• Start and Stop interrupts SSP1CON1 and SSP1CON2 registers
control different operational aspects of
• Interrupt masking
the same module, while SSP1CON1 and
• Clock stretching SSP2CON1 control the same features for
• Bus collision detection two different modules.
• General call address matching 2: Throughout this section, generic refer-
• Address masking ences to an MSSP module in any of its
• Address Hold and Data Hold modes operating modes may be interpreted as
• Selectable SDAx hold times being equally applicable to MSSP1 or
MSSP2. Register names, module I/O
Figure 25-2 is a block diagram of the I2C interface signals, and bit names may use the
module in Master mode. Figure 25-3 is a diagram of the generic designator ‘x’ to indicate the use
I2C interface module in Slave mode. of a numeral to distinguish a particular
module when required.
FIGURE 25-2: MSSPx BLOCK DIAGRAM (I2C MASTER MODE)
Internal
data bus [SSPM<3:0>]
Read Write
SSPxBUF Baud rate

generator
(SSPxADD)
SDAx Shift
SDAx in Clock
Clock arbitrate/BCOL detect
SSPxSR
Clock Cntl
(Hold off clock source)

MSb LSb
Receive Enable (RCEN)
Start bit, Stop bit,

Acknowledge
Generate (SSPxCON2)
SCLx
Start bit detect,

Stop bit detect
SCLx in Write collision detect Set/Reset: S, P, SSPxSTAT, WCOL, SSPOV
Clock arbitration Reset SEN, PEN (SSPxCON2)
Bus Collision State counter for Set SSPxIF, BCLxIF
end of XMIT/RCV
Address Match detect

PIC16(L)F1847
FIGURE 25-3: MSSPx BLOCK DIAGRAM (I2C SLAVE MODE)
Internal
Data Bus
Read Write
SCLx SSPxBUF Reg
Shift
Clock
SSPxSR Reg
SDAx MSb LSb
SSPxMSK Reg
Match Detect Addr Match
SSPxADD Reg
Start and Set, Reset

Stop bit Detect S, P bits
(SSPxSTAT Reg)

PIC16(L)F1847
25.2 SPI Mode Overview its SDOx pin) and the slave device is reading this bit
and saving it as the LSb of its shift register, that the
The Serial Peripheral Interface (SPI) bus is a slave device is also sending out the MSb from its shift
synchronous serial data communication bus that register (on its SDOx pin) and the master device is
operates in Full Duplex mode. Devices communicate in reading this bit and saving it as the LSb of its shift
a master/slave environment where the master device register.
initiates the communication. A slave device is
controlled through a chip select known as Slave Select. After eight bits have been shifted out, the master and
slave have exchanged register values.
The SPI bus specifies four signal connections:
If there is more data to exchange, the shift registers are
• Serial Clock (SCKx) loaded with new data and the process repeats itself.
• Serial Data Out (SDOx)
Whether the data is meaningful or not (dummy data),
• Serial Data In (SDIx) depends on the application software. This leads to
• Slave Select (SSx) three scenarios for data transmission:
Figure 25-1 shows the block diagram of the MSSPx • Master sends useful data and slave sends dummy
module when operating in SPI Mode. data.
The SPI bus operates with a single master device and • Master sends useful data and slave sends useful
one or more slave devices. When multiple slave data.
devices are used, an independent Slave Select • Master sends dummy data and slave sends useful
connection is required from the master device to each data.
slave device.
Transmissions may involve any number of clock
Figure 25-4 shows a typical connection between a cycles. When there is no more data to be transmitted,
master device and multiple slave devices. the master stops sending the clock signal and it
The master selects only one slave at a time. Most slave deselects the slave.
devices have tri-state outputs so their output signal Every slave device connected to the bus that has not
appears disconnected from the bus when they are not been selected through its slave select line must
selected. disregard the clock and transmission signals and must
Transmissions involve two shift registers, eight bits in not transmit out any data of its own.
size, one in the master and one in the slave. With either
the master or the slave device, data is always shifted
out one bit at a time, with the Most Significant bit (MSb)
shifted out first. At the same time, a new Least
Significant bit (LSb) is shifted into the same register.
Figure 25-5 shows a typical connection between two
processors configured as master and slave devices.
Data is shifted out of both shift registers on the
programmed clock edge and latched on the opposite
edge of the clock.
The master device transmits information out on its
SDOx output pin which is connected to, and received
by, the slave’s SDIx input pin. The slave device
transmits information out on its SDOx output pin, which
is connected to, and received by, the master’s SDIx
input pin.
To begin communication, the master device first sends
out the clock signal. Both the master and the slave
devices should be configured for the same clock
polarity.
The master device starts a transmission by sending out
the MSb from its shift register. The slave device reads
this bit from that same line and saves it into the LSb
position of its shift register.
During each SPI clock cycle, a full-duplex data
transmission occurs. This means that while the master
device is sending out the MSb from its shift register (on

PIC16(L)F1847
FIGURE 25-4: SPI MASTER AND MULTIPLE SLAVE CONNECTION
SCKx SCKx
SPI Master
SDOx SDIx SPI Slave
SDIx SDOx #1
General I/O SSx
General I/O
General I/O SCKx
SDIx SPI Slave
SDOx #2
SSx
SCKx
SDIx SPI Slave
SDOx #3
SSx
25.2.1 SPI MODE REGISTERS

The MSSPx module has five registers for SPI mode
operation. These are:
• MSSPx STATUS register (SSPxSTAT)
• MSSPx Control Register 1 (SSPxCON1)
• MSSPx Control Register 3 (SSPxCON3)
• MSSPx Data Buffer register (SSPxBUF)
• MSSPx Address register (SSPxADD)
• MSSPx Shift register (SSPxSR)
(Not directly accessible)
SSPxCON1 and SSPxSTAT are the control and
STATUS registers in SPI mode operation. The
SSPxCON1 register is readable and writable. The
lower six bits of the SSPxSTAT are read-only. The
upper two bits of the SSPxSTAT are read/write.
In SPI master mode, SSPxADD can be loaded with a
value used in the Baud Rate Generator. More informa-
tion on the Baud Rate Generator is available in
Section 25.7 “Baud Rate Generator”.
SSPxSR is the shift register used for shifting data in
and out. SSPxBUF provides indirect access to the
SSPxSR register. SSPxBUF is the buffer register to
which data bytes are written, and from which data
bytes are read.
In receive operations, SSPxSR and SSPxBUF
together create a buffered receiver. When SSPxSR
receives a complete byte, it is transferred to SSPxBUF
and the SSPxIF interrupt is set.
During transmission, the SSPxBUF is not buffered. A
write to SSPxBUF will write to both SSPxBUF and
SSPxSR.

PIC16(L)F1847
25.2.2 SPI MODE OPERATION The MSSPx consists of a transmit/receive shift register
(SSPxSR) and a buffer register (SSPxBUF). The
When initializing the SPI, several options need to be
SSPxSR shifts the data in and out of the device, MSb
specified. This is done by programming the appropriate
first. The SSPxBUF holds the data that was written to
control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>).
the SSPxSR until the received data is ready. Once the
These control bits allow the following to be specified:
eight bits of data have been received, that byte is
• Master mode (SCKx is the clock output) moved to the SSPxBUF register. Then, the Buffer Full
• Slave mode (SCKx is the clock input) Detect bit, BF of the SSPxSTAT register, and the
• Clock Polarity (Idle state of SCKx) interrupt flag bit, SSPxIF, are set. This double-buffering
• Data Input Sample Phase (middle or end of data of the received data (SSPxBUF) allows the next byte to
output time) start reception before reading the data that was just
received. Any write to the SSPxBUF register during
• Clock Edge (output data on rising/falling edge of
transmission/reception of data will be ignored and the
SCKx)
write collision detect bit WCOL of the SSPxCON1
• Clock Rate (Master mode only) register, will be set. User software must clear the
• Slave Select mode (Slave mode only) WCOL bit to allow the following write(s) to the
To enable the serial port, SSPx Enable bit, SSPEN of SSPxBUF register to complete successfully.
the SSPxCON1 register, must be set. To reset or recon- When the application software is expecting to receive
figure SPI mode, clear the SSPEN bit, re-initialize the valid data, the SSPxBUF should be read before the
SSPxCONx registers and then set the SSPEN bit. This next byte of data to transfer is written to the SSPxBUF.
configures the SDIx, SDOx, SCKx and SSx pins as The Buffer Full bit, BF of the SSPxSTAT register,
serial port pins. For the pins to behave as the serial port indicates when SSPxBUF has been loaded with the
function, some must have their data direction bits (in received data (transmission is complete). When the
the TRIS register) appropriately programmed as SSPxBUF is read, the BF bit is cleared. This data may
follows: be irrelevant if the SPI is only a transmitter. Generally,
• SDIx must have corresponding TRIS bit set the MSSPx interrupt is used to determine when the
transmission/reception has completed. If the interrupt
• SDOx must have corresponding TRIS bit cleared
method is not going to be used, then software polling
• SCKx (Master mode) must have corresponding can be done to ensure that a write collision does not
TRIS bit cleared occur.
• SCKx (Slave mode) must have corresponding
The SSPxSR is not directly readable or writable and
TRIS bit set
can only be accessed by addressing the SSPxBUF
• SSx must have corresponding TRIS bit set register. Additionally, the SSPxSTAT register indicates
Any serial port function that is not desired may be the various Status conditions.
overridden by programming the corresponding data
direction (TRIS) register to the opposite value.
FIGURE 25-5: SPI MASTER/SLAVE CONNECTION
SPI Master SSPM<3:0> = 00xx SPI Slave SSPM<3:0> = 010x

= 1010
SDOx SDIx
Serial Input Buffer Serial Input Buffer

(BUF) (SSPxBUF)
Shift Register SDIx SDOx Shift Register

(SSPxSR) (SSPxSR)
MSb LSb MSb LSb
Serial Clock
SCKx SCKx
Slave Select
General I/O SSx
Processor 1 (optional) Processor 2

PIC16(L)F1847
25.2.3 SPI MASTER MODE The clock polarity is selected by appropriately
programming the CKP bit of the SSPxCON1 register
The master can initiate the data transfer at any time
and the CKE bit of the SSPxSTAT register. This then,
because it controls the SCKx line. The master
would give waveforms for SPI communication as
determines when the slave (Processor 2, Figure 25-5)
shown in Figure 25-6, Figure 25-8, Figure 25-9 and
is to broadcast data by the software protocol.
Figure 25-10, where the MSb is transmitted first. In
In Master mode, the data is transmitted/received as Master mode, the SPI clock rate (bit rate) is user
soon as the SSPxBUF register is written to. If the SPI programmable to be one of the following:
is only going to receive, the SDOx output could be
• FOSC/4 (or TCY)
disabled (programmed as an input). The SSPxSR
register will continue to shift in the signal present on the • FOSC/16 (or 4 * TCY)
SDIx pin at the programmed clock rate. As each byte is • FOSC/64 (or 16 * TCY)
received, it will be loaded into the SSPxBUF register as • Timer2 output/2
if a normal received byte (interrupts and Status bits • Fosc/(4 * (SSPxADD + 1))
appropriately set).
Figure 25-6 shows the waveforms for Master mode.
When the CKE bit is set, the SDOx data is valid before
there is a clock edge on SCKx. The change of the input
sample is shown based on the state of the SMP bit. The
time when the SSPxBUF is loaded with the received
data is shown.
FIGURE 25-6: SPI MODE WAVEFORM (MASTER MODE)
Write to
SSPxBUF
SCKx
(CKP = 0
CKE = 0)
SCKx
(CKP = 1
CKE = 0)
4 Clock
SCKx Modes
(CKP = 0
CKE = 1)
SCKx
(CKP = 1
CKE = 1)
SDOx bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0

(CKE = 0)

(CKE = 1)
SDIx
(SMP = 0) bit 7 bit 0
Input
Sample
(SMP = 0)
SDIx
(SMP = 1) bit 0
bit 7
Input
Sample
(SMP = 1)
SSPxIF
SSPxSR to
SSPxBUF

PIC16(L)F1847
25.2.4 SPI SLAVE MODE 25.2.5 SLAVE SELECT
In Slave mode, the data is transmitted and received as SYNCHRONIZATION
external clock pulses appear on SCKx. When the last The Slave Select can also be used to synchronize
bit is latched, the SSPxIF interrupt flag bit is set. communication. The Slave Select line is held high until
Before enabling the module in SPI Slave mode, the clock the master device is ready to communicate. When the
line must match the proper Idle state. The clock line can Slave Select line is pulled low, the slave knows that a
be observed by reading the SCKx pin. The Idle state is new transmission is starting.
determined by the CKP bit of the SSPxCON1 register. If the slave fails to receive the communication properly,
While in Slave mode, the external clock is supplied by it will be reset at the end of the transmission, when the
the external clock source on the SCKx pin. This exter- Slave Select line returns to a high state. The slave is
nal clock must meet the minimum high and low times then ready to receive a new transmission when the
as specified in the electrical specifications. Slave Select line is pulled low again. If the Slave Select
line is not used, there is a risk that the slave will
While in Sleep mode, the slave can transmit/receive eventually become out of sync with the master. If the
data. The shift register is clocked from the SCKx pin slave misses a bit, it will always be one bit off in future
input and when a byte is received, the device will transmissions. Use of the Slave Select line allows the
generate an interrupt. If enabled, the device will slave and master to align themselves at the beginning
wake-up from Sleep. of each transmission.
25.2.4.1 Daisy-Chain Configuration The SSx pin allows a Synchronous Slave mode. The
SPI must be in Slave mode with SSx pin control
The SPI bus can sometimes be connected in a
enabled (SSPxCON1<3:0> = 0100).
daisy-chain configuration. The first slave output is
connected to the second slave input, the second slave When the SSx pin is low, transmission and reception
output is connected to the third slave input, and so on. are enabled and the SDOx pin is driven.
The final slave output is connected to the master input. When the SSx pin goes high, the SDOx pin is no longer
Each slave sends out, during a second group of clock driven, even if in the middle of a transmitted byte and
pulses, an exact copy of what was received during the becomes a floating output. External pull-up/pull-down
first group of clock pulses. The whole chain acts as resistors may be desirable depending on the
one large communication shift register. The application.
daisy-chain feature only requires a single Slave Select
line from the master device. Note 1: When the SPI is in Slave mode with SSx
pin control enabled (SSPxCON1<3:0> =
Figure 25-7 shows the block diagram of a typical 0100), the SPI module will reset if the SSx
daisy-chain connection when operating in SPI Mode. pin is set to VDD.
In a daisy-chain configuration, only the most recent 2: When the SPI is used in Slave mode with
byte on the bus is required by the slave. Setting the CKE set; the user must enable SSx pin
BOEN bit of the SSPxCON3 register will enable writes control.
to the SSPxBUF register, even if the previous byte has
not been read. This allows the software to ignore data 3: While operated in SPI Slave mode the
that may not apply to it. SMP bit of the SSPxSTAT register must
remain clear.
When the SPI module resets, the bit counter is forced
to ‘0’. This can be done by either forcing the SSx pin to
a high level or clearing the SSPEN bit.

PIC16(L)F1847
FIGURE 25-7: SPI DAISY-CHAIN CONNECTION
SCK SCK
SPI Master
SDOx SDIx SPI Slave
SDIx SDOx #1
General I/O SSx
SCK
SDIx SPI Slave
SDOx #2
SSx
SCK
SDIx SPI Slave
SDOx #3
SSx
FIGURE 25-8: SLAVE SELECT SYNCHRONOUS WAVEFORM
SSx
SCKx
(CKP = 0
CKE = 0)
SCKx
(CKP = 1
CKE = 0)
Write to
SSPxBUF
Shift register SSPxSR
and bit count are reset
SSPxBUF to
SSPxSR
SDOx bit 7 bit 6 bit 7 bit 6 bit 0
SDIx bit 0
bit 7 bit 7
Input
Sample
SSPxIF
Interrupt
Flag
SSPxSR to
SSPxBUF

PIC16(L)F1847
FIGURE 25-9: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)
SSx
Optional
SCKx
(CKP = 0
CKE = 0)
SCKx
(CKP = 1
CKE = 0)
Write to
SSPxBUF
Valid
SDIx
bit 7 bit 0
Input
Sample
SSPxIF
Interrupt
Flag
SSPxSR to
SSPxBUF
Write Collision
detection active
FIGURE 25-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)
SSx
Not Optional
SCKx
(CKP = 0
CKE = 1)
SCKx
(CKP = 1
CKE = 1)
Write to
SSPxBUF
Valid
SDIx
bit 7 bit 0
Input
Sample
SSPxIF
Interrupt
Flag
SSPxSR to
SSPxBUF
Write Collision
detection active

PIC16(L)F1847
25.2.6 SPI OPERATION IN SLEEP MODE In SPI Master mode, when the Sleep mode is selected,
all module clocks are halted and the transmis-
In SPI Master mode, module clocks may be operating
sion/reception will remain in that state until the device
at a different speed than when in Full Power mode; in
wakes. After the device returns to Run mode, the
the case of the Sleep mode, all clocks are halted.
module will resume transmitting and receiving data.
Special care must be taken by the user when the
In SPI Slave mode, the SPI Transmit/Receive Shift
MSSPx clock is much faster than the system clock.
register operates asynchronously to the device. This
In Slave mode, when MSSPx interrupts are enabled, allows the device to be placed in Sleep mode and data
after the master completes sending data, an MSSPx to be shifted into the SPI Transmit/Receive Shift
interrupt will wake the controller from Sleep. register. When all eight bits have been received, the
If an exit from Sleep mode is not desired, MSSPx MSSPx interrupt flag bit will be set and if enabled, will
interrupts should be disabled. wake the device.
TABLE 25-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Register
on Page
SSP1BUF Synchronous Serial Port Receive Buffer/Transmit Register 220*
SSP1CON1 WCOL SSPOV SSPEN CKP SSPM<3:0> 268
SSP1CON3 ACKTIM PCIE SCIE BOEN SDAHT SBCDE AHEN DHEN 270
SSP1STAT SMP CKE D/A P S R/W UA BF 266
SSP2BUF Synchronous Serial Port Receive Buffer/Transmit Register 220*
SSP2CON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 268
Legend: — = Unimplemented location, read as ‘0’. Shaded cells are not used by the MSSPx in SPI mode.

PIC16(L)F1847
25.3 I2C MODE OVERVIEW FIGURE 25-11: I2C MASTER/
SLAVE CONNECTION
The Inter-Integrated Circuit Bus (I2C) is a multi-master
serial data communication bus. Devices communicate
in a master/slave environment where the master VDD
devices initiate the communication. A Slave device is
controlled through addressing. SCLx SCLx
The I2C bus specifies two signal connections:
VDD
• Serial Clock (SCLx) Master Slave
• Serial Data (SDAx)
SDAx SDAx
Figure 25-2 and Figure 25-3 show the block diagrams
of the MSSPx module when operating in I2C mode.
Both the SCLx and SDAx connections are bidirectional
open-drain lines, each requiring pull-up resistors for the The Acknowledge bit (ACK) is an active-low signal,
supply voltage. Pulling the line to ground is considered which holds the SDAx line low to indicate to the
a logical zero and letting the line float is considered a transmitter that the slave device has received the
logical one. transmitted data and is ready to receive more.
Figure 25-11 shows a typical connection between two The transition of a data bit is always performed while
processors configured as master and slave devices. the SCLx line is held low. Transitions that occur while
The I2C bus can operate with one or more master the SCLx line is held high are used to indicate Start and
devices and one or more slave devices. Stop bits.
There are four potential modes of operation for a given If the master intends to write to the slave, then it repeat-
device: edly sends out a byte of data, with the slave responding
after each byte with an ACK bit. In this example, the
• Master Transmit mode
master device is in Master Transmit mode and the
(master is transmitting data to a slave)
slave is in Slave Receive mode.
• Master Receive mode
(master is receiving data from a slave) If the master intends to read from the slave, then it
repeatedly receives a byte of data from the slave, and
• Slave Transmit mode
responds after each byte with an ACK bit. In this exam-
(slave is transmitting data to a master)
ple, the master device is in Master Receive mode and
• Slave Receive mode the slave is Slave Transmit mode.
(slave is receiving data from the master)
On the last byte of data communicated, the master
To begin communication, a master device starts out in device may end the transmission by sending a Stop bit.
Master Transmit mode. The master device sends out a If the master device is in Receive mode, it sends the
Start bit followed by the address byte of the slave it Stop bit in place of the last ACK bit. A Stop bit is indi-
intends to communicate with. This is followed by a sin- cated by a low-to-high transition of the SDAx line while
gle Read/Write bit, which determines whether the mas- the SCLx line is held high.
ter intends to transmit to or receive data from the slave
device. In some cases, the master may want to maintain
control of the bus and re-initiate another transmission.
If the requested slave exists on the bus, it will respond If so, the master device may send another Start bit in
with an Acknowledge bit, otherwise known as an ACK. place of the Stop bit or last ACK bit when it is in receive
The master then continues in either Transmit mode or mode.
Receive mode and the slave continues in the comple-
ment, either in Receive mode or Transmit mode, The I2C bus specifies three message protocols;
respectively. • Single message where a master writes data to a
A Start bit is indicated by a high-to-low transition of the slave.
SDAx line while the SCLx line is held high. Address and • Single message where a master reads data from
data bytes are sent out, Most Significant bit (MSb) first. a slave.
The Read/Write bit is sent out as a logical one when the • Combined message where a master initiates a
master intends to read data from the slave, and is sent minimum of two writes, or two reads, or a
out as a logical zero when it intends to write data to the combination of writes and reads, to one or more
slave. slaves.

PIC16(L)F1847
When one device is transmitting a logical one, or letting 25.3.2 ARBITRATION
the line float, and a second device is transmitting a
Each master device must monitor the bus for Start and
logical zero, or holding the line low, the first device can
Stop bits. If the device detects that the bus is busy, it
detect that the line is not a logical one. This detection,
cannot begin a new message until the bus returns to an
when used on the SCLx line, is called clock stretching.
Idle state.
Clock stretching gives slave devices a mechanism to
control the flow of data. When this detection is used on However, two master devices may try to initiate a trans-
the SDAx line, it is called arbitration. Arbitration mission on or about the same time. When this occurs,
ensures that there is only one master device communi- the process of arbitration begins. Each transmitter
cating at any single time. checks the level of the SDAx data line and compares it
to the level that it expects to find. The first transmitter to
25.3.1 CLOCK STRETCHING observe that the two levels do not match, loses
arbitration, and must stop transmitting on the SDAx
When a slave device has not completed processing
line.
data, it can delay the transfer of more data through the
process of Clock Stretching. An addressed slave For example, if one transmitter holds the SDAx line to
device may hold the SCLx clock line low after receiving a logical one (lets it float) and a second transmitter
or sending a bit, indicating that it is not yet ready to con- holds it to a logical zero (pulls it low), the result is that
tinue. The master that is communicating with the slave the SDAx line will be low. The first transmitter then
will attempt to raise the SCLx line in order to transfer observes that the level of the line is different than
the next bit, but will detect that the clock line has not yet expected and concludes that another transmitter is
been released. Because the SCLx connection is communicating.
open-drain, the slave has the ability to hold that line low The first transmitter to notice this difference is the one
until it is ready to continue communicating. that loses arbitration and must stop driving the SDAx
Clock stretching allows receivers that cannot keep up line. If this transmitter is also a master device, it also
with a transmitter to control the flow of incoming data. must stop driving the SCLx line. It then can monitor the
lines for a Stop condition before trying to reissue its
transmission. In the meantime, the other device that
has not noticed any difference between the expected
and actual levels on the SDAx line continues with its
original transmission. It can do so without any compli-
cations, because so far, the transmission appears
exactly as expected with no other transmitter disturbing
the message.
Slave Transmit mode can also be arbitrated, when a
master addresses multiple slaves, but this is less
common.
If two master devices are sending a message to two
different slave devices at the address stage, the master
sending the lower slave address always wins arbitra-
tion. When two master devices send messages to the
same slave address, and addresses can sometimes
refer to multiple slaves, the arbitration process must
continue into the data stage.
Arbitration usually occurs very rarely, but it is a
necessary process for proper multi-master support.

PIC16(L)F1847
25.4 I2C MODE OPERATION TABLE 25-2: I2C BUS TERMS
TERM Description
All MSSPx I2C communication is byte oriented and
shifted out MSb first. Six SFR registers and two Transmitter The device which shifts data out
interrupt flags interface the module with the PIC® onto the bus.
microcontroller and user software. Two pins, SDAx Receiver The device which shifts data in
and SCLx, are exercised by the module to communi- from the bus.
cate with other external I2C devices. Master The device that initiates a transfer,
generates clock signals and
25.4.1 BYTE FORMAT terminates a transfer.
All communication in I2C is done in 9-bit segments. A Slave The device addressed by the
byte is sent from a Master to a Slave or vice-versa, master.
followed by an Acknowledge bit sent back. After the Multi-master A bus with more than one device
8th falling edge of the SCLx line, the device outputting that can initiate data transfers.
data on the SDAx changes that pin to an input and
Arbitration Procedure to ensure that only one
reads in an acknowledge value on the next clock
master at a time controls the bus.
pulse.
Winning arbitration ensures that
The clock signal, SCLx, is provided by the master. the message is not corrupted.
Data is valid to change while the SCLx signal is low, Synchronization Procedure to synchronize the
and sampled on the rising edge of the clock. Changes clocks of two or more devices on
on the SDAx line while the SCLx line is high define the bus.
special conditions on the bus, explained below.
Idle No master is controlling the bus,
25.4.2 DEFINITION OF I2C TERMINOLOGY and both SDAx and SCLx lines are
high.
There is language and terminology in the description
Active Any time one or more master
of I2C communication that have definitions specific to
devices are controlling the bus.
I2C. That word usage is defined below and may be
used in the rest of this document without explanation. Addressed Slave device that has received a
This table was adapted from the Philips I2C Slave matching address and is actively
specification. being clocked by a master.
Matching Address byte that is clocked into a
25.4.3 SDAx AND SCLx PINS Address slave that matches the value
stored in SSPxADD.
Selection of any I2C mode with the SSPEN bit set,
forces the SCLx and SDAx pins to be open-drain. Write Request Slave receives a matching
These pins should be set by the user to inputs by address with R/W bit clear, and is
setting the appropriate TRIS bits. ready to clock in data.
Read Request Master sends an address byte with
Note: Data is tied to output zero when an I2C the R/W bit set, indicating that it
mode is enabled. wishes to clock data out of the
Slave. This data is the next and all
25.4.4 SDAx HOLD TIME following bytes until a Restart or
The hold time of the SDAx pin is selected by the Stop.
SDAHT bit of the SSPxCON3 register. Hold time is the Clock Stretching When a device on the bus hold
time SDAx is held valid after the falling edge of SCLx. SCLx low to stall communication.
Setting the SDAHT bit selects a longer 300 ns Bus Collision Any time the SDAx line is sampled
minimum hold time and may help on buses with large low by the module while it is out-
capacitance. putting and expected high state.

PIC16(L)F1847
25.4.5 START CONDITION 25.4.7 RESTART CONDITION
2
The I C specification defines a Start condition as a A Restart is valid any time that a Stop would be valid.
transition of SDAx from a high to a low state while A master can issue a Restart if it wishes to hold the
SCLx line is high. A Start condition is always gener- bus after terminating the current transfer. A Restart
ated by the master and signifies the transition of the has the same effect on the slave that a Start would,
bus from an Idle to an Active state. Figure 25-12 resetting all slave logic and preparing it to clock in an
shows wave forms for Start and Stop conditions. address. The master may want to address the same or
A bus collision can occur on a Start condition if the another slave. Figure 25-13 shows the wave form for a
module samples the SDAx line low before asserting it Restart condition.
low. This does not conform to the I2C Specification that In 10-bit Addressing Slave mode a Restart is required
states no bus collision can occur on a Start. for the master to clock data out of the addressed
slave. Once a slave has been fully addressed, match-
25.4.6 STOP CONDITION ing both high and low address bytes, the master can
A Stop condition is a transition of the SDAx line from issue a Restart and the high address byte with the
low-to-high state while the SCLx line is high. R/W bit set. The slave logic will then hold the clock
and prepare to clock out data.
Note: At least one SCLx low time must appear
After a full match with R/W clear in 10-bit mode, a prior
before a Stop is valid, therefore, if the SDAx
match flag is set and maintained. Until a Stop condi-
line goes low then high again while the SCLx
tion, a high address with R/W clear, or high address
line stays high, only the Start condition is
match fails.
detected.
25.4.8 START/STOP CONDITION
INTERRUPT MASKING
The SCIE and PCIE bits of the SSPxCON3 register
can enable the generation of an interrupt in Slave
modes that do not typically support this function. Slave
modes where interrupt on Start and Stop detect are
already enabled, these bits will have no effect.
FIGURE 25-12: I2C START AND STOP CONDITIONS
SDAx
SCLx
S P
Change of Change of
Data Allowed Data Allowed
Start Stop
Condition Condition
FIGURE 25-13: I2C RESTART CONDITION
Sr
Change of Change of
Data Allowed Data Allowed
Restart
Condition

PIC16(L)F1847
25.4.9 ACKNOWLEDGE SEQUENCE 25.5 I2C SLAVE MODE OPERATION
The 9h SCLx pulse for any transferred byte in I2C is
The MSSPx Slave mode operates in one of four
dedicated as an Acknowledge. It allows receiving
modes selected in the SSPM bits of SSPxCON1 regis-
devices to respond back to the transmitter by pulling
ter. The modes can be divided into 7-bit and 10-bit
the SDAx line low. The transmitter must release
Addressing mode. 10-bit Addressing modes operate
control of the line during this time to shift in the
the same as 7-bit with some additional overhead for
response. The Acknowledge (ACK) is an active-low
handling the larger addresses.
signal, pulling the SDAx line low indicated to the trans-
mitter that the device has received the transmitted Modes with Start and Stop bit interrupts operate the
data and is ready to receive more. same as the other modes with SSPxIF additionally
getting set upon detection of a Start, Restart, or Stop
The result of an ACK is placed in the ACKSTAT bit of
condition.
the SSPxCON2 register.
Slave software, when the AHEN and DHEN bits are 25.5.1 SLAVE MODE ADDRESSES
set, allow the user to set the ACK value sent back to The SSPxADD register (Register 25-6) contains the
the transmitter. The ACKDT bit of the SSPxCON2 Slave mode address. The first byte received after a
register is set/cleared to determine the response. Start or Restart condition is compared against the
Slave hardware will generate an ACK response if the value stored in this register. If the byte matches, the
AHEN and DHEN bits of the SSPxCON3 register are value is loaded into the SSPxBUF register and an
clear. interrupt is generated. If the value does not match, the
There are certain conditions where an ACK will not be module goes idle and no indication is given to the soft-
sent by the slave. If the BF bit of the SSPxSTAT regis- ware that anything happened.
ter or the SSPOV bit of the SSPxCON1 register are The SSPx Mask register (Register 25-5) affects the
set when a byte is received. address matching process. See Section 25.5.9
When the module is addressed, after the 8th falling “SSPx Mask Register” for more information.
edge of SCLx on the bus, the ACKTIM bit of the SSPx-
25.5.1.1 I2C Slave 7-bit Addressing Mode
CON3 register is set. The ACKTIM bit indicates the
acknowledge time of the active bus. The ACKTIM Sta- In 7-bit Addressing mode, the LSb of the received data
tus bit is only active when the AHEN bit or DHEN bit is byte is ignored when determining if there is an address
enabled. match.
25.5.1.2 I2C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is
compared to the binary value of ‘1 1 1 1 0 A9 A8 0’. A9
and A8 are the two MSb’s of the 10-bit address and
stored in bits 2 and 1 of the SSPxADD register.
After the acknowledge of the high byte the UA bit is set
and SCLx is held low until the user updates SSPxADD
with the low address. The low address byte is clocked
in and all eight bits are compared to the low address
value in SSPxADD. Even if there is not an address
match; SSPxIF and UA are set, and SCLx is held low
until SSPxADD is updated to receive a high byte
again. When SSPxADD is updated the UA bit is
cleared. This ensures the module is ready to receive
the high address byte on the next communication.
A high and low address match as a write request is
required at the start of all 10-bit addressing communi-
cation. A transmission can be initiated by issuing a
Restart once the slave is addressed, and clocking in
the high address with the R/W bit set. The slave hard-
ware will then acknowledge the read request and
prepare to clock out data. This is only valid for a slave
after it has received a complete high and low address
byte match.

PIC16(L)F1847
25.5.2 SLAVE RECEPTION 25.5.2.2 7-bit Reception with AHEN and
When the R/W bit of a matching received address byte DHEN
is clear, the R/W bit of the SSPxSTAT register is Slave device reception with AHEN and DHEN set
cleared. The received address is loaded into the operate the same as without these options with extra
SSPxBUF register and acknowledged. interrupts and clock stretching added after the 8th fall-
When the overflow condition exists for a received ing edge of SCLx. These additional interrupts allow the
address, then not Acknowledge is given. An overflow slave software to decide whether it wants to ACK the
condition is defined as either bit BF of the SSPxSTAT receive address or data byte, rather than the hard-
register is set, or bit SSPOV of the SSPxCON1 register ware. This functionality adds support for PMBus™ that
is set. The BOEN bit of the SSPxCON3 register was not present on previous versions of this module.
modifies this operation. For more information see This list describes the steps that need to be taken by
Register 25-4. slave software to use these options for I2C communi-
An MSSPx interrupt is generated for each transferred cation. Figure 25-16 displays a module using both
data byte. Flag bit, SSPxIF, must be cleared by address and data holding. Figure 25-17 includes the
software. operation with the SEN bit of the SSPxCON2 register
set.
When the SEN bit of the SSPxCON2 register is set,
SCLx will be held low (clock stretch) following each 1. S bit of SSPxSTAT is set; SSPxIF is set if
received byte. The clock must be released by setting interrupt on Start detect is enabled.
the CKP bit of the SSPxCON1 register, except 2. Matching address with R/W bit clear is clocked
sometimes in 10-bit mode. See Section 25.2.3 “SPI in. SSPxIF is set and CKP cleared after the 8th
Master Mode” for more detail. falling edge of SCLx.
3. Slave clears the SSPxIF.
25.5.2.1 7-bit Addressing Reception 4. Slave can look at the ACKTIM bit of the
This section describes a standard sequence of events SSPxCON3 register to determine if the SSPxIF
for the MSSPx module configured as an I2C Slave in was after or before the ACK.
7-bit Addressing mode. Figure 25-14 and Figure 25-15 5. Slave reads the address value from SSPxBUF,
are used as visual references for this description. clearing the BF flag.
This is a step by step process of what typically must 6. Slave sets ACK value clocked out to the master
be done to accomplish I2C communication. by setting ACKDT.
1. Start bit detected. 7. Slave releases the clock by setting CKP.
2. S bit of SSPxSTAT is set; SSPxIF is set if 8. SSPxIF is set after an ACK, not after a NACK.
interrupt on Start detect is enabled. 9. If SEN = 1 the slave hardware will stretch the
3. Matching address with R/W bit clear is received. clock after the ACK.
4. The slave pulls SDAx low sending an ACK to the 10. Slave clears SSPxIF.
master, and sets SSPxIF bit. Note: SSPxIF is still set after the 9th falling edge of
5. Software clears the SSPxIF bit. SCLx even if there is no clock stretching and
6. Software reads received address from BF has been cleared. Only if NACK is sent
SSPxBUF clearing the BF flag. to Master is SSPxIF not set
7. If SEN = 1; Slave software sets CKP bit to 11. SSPxIF set and CKP cleared after 8th falling
release the SCLx line. edge of SCLx for a received data byte.
8. The master clocks out a data byte. 12. Slave looks at ACKTIM bit of SSPxCON3 to
9. Slave drives SDAx low sending an ACK to the determine the source of the interrupt.
master, and sets SSPxIF bit. 13. Slave reads the received data from SSPxBUF
10. Software clears SSPxIF. clearing BF.
11. Software reads the received byte from 14. Steps 7-14 are the same for each received data
SSPxBUF clearing BF. byte.
12. Steps 8-12 are repeated for all received bytes 15. Communication is ended by either the slave
from the Master. sending an ACK = 1, or the master sending a
13. Master sends Stop condition, setting P bit of Stop condition. If a Stop is sent and Interrupt on
SSPxSTAT, and the bus goes idle. Stop Detect is disabled, the slave will only know
by polling the P bit of the SSPSTAT register.

FIGURE 25-14:
I2C SLAVE, 7-BIT ADDRESS, RECEPTION (SEN = 0, AHEN = 0, DHEN = 0)
Bus Master sends
Stop condition
From Slave to Master
Receiving Address Receiving Data Receiving Data ACK = 1

SDAx
A7 A6 A5 A4 A3 A2 A1 ACK D7 D6 D5 D4 D3 D2 D1 D0 ACK D7 D6 D5 D4 D3 D2 D1 D0
SCLx
1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9
S P
SSPxIF
SSPxIF set on 9th
Cleared by software Cleared by software falling edge of
SCLx
BF
First byte
SSPxBUF is read of data is
available
in SSPxBUF
PIC16(L)F1847
SSPOV
SSPOV set because

SSPxBUF is still full.
ACK is not sent.
DS40001453G-page 233
DS40001453G-page 234
FIGURE 25-15:
PIC16(L)F1847
Bus Master sends
Stop condition

Receive Address Receive Data Receive Data ACK
SDAx A7 A6 A5 A4 A3 A2 A1 R/W=0 ACK D7 D6 D5 D4 D3 D2 D1 D0 ACK D7 D6 D5 D4 D3 D2 D1 D0
SCLx S 1 2 3 4 5 6 7 8 9 SEN 1 2 3 4 5 6 7 8 9 SEN 1 2 3 4 5 6 7 8 9 P
Clock is held low until CKP is set to ‘1’
SSPxIF
SSPxIF set on 9th

Cleared by software Cleared by software falling edge of SCLx
BF
First byte
of data is
SSPxBUF is read available
in SSPxBUF
SSPOV
SSPOV set because

SSPxBUF is still full.
ACK is not sent.

CKP
SCLx is not held

CKP is written to ‘1’ in software, CKP is written to 1 in software,
low because
releasing SCLx releasing SCLx
ACK= 1
FIGURE 25-16:
Master Releases SDAx Master sends
to slave for ACK sequence Stop condition
SDAx Receiving Address Receiving Data ACK Received Data ACK=1

A7 A6 A5 A4 A3 A2 A1 ACK D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0

SCLx
S 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 P
SSPxIF
If AHEN = 1: SSPxIF is set on
SSPxIF is set 9th falling edge of Cleared by software No interrupt
SCLx, after ACK after not ACK
BF from Slave
Address is
read from Data is read from SSPxBUF
ACKDT SSBUF
Slave software
clears ACKDT to Slave software
ACK the received sets ACKDT to
CKP byte not ACK
When AHEN=1:
When DHEN=1: CKP set by software,
CKP is cleared by hardware
CKP is cleared by SCLx is released
and SCLx is stretched hardware on 8th falling
edge of SCLx
ACKTIM
PIC16(L)F1847
ACKTIM set by hardware ACKTIM cleared by ACKTIM set by hardware
on 8th falling edge of SCLx hardware in 9th on 8th falling edge of SCLx
rising edge of SCLx
S
DS40001453G-page 235
P
DS40001453G-page 236
FIGURE 25-17:
PIC16(L)F1847
Master sends
Stop condition
Master releases
R/W = 0 SDAx to slave for ACK sequence
Receiving Address Receive Data Receive Data ACK
SDAx

SCLx
1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 P
S
SSPxIF
Cleared by software No interrupt after
if not ACK
from Slave
BF
Received
address is loaded into Received data is SSPxBUF can be
SSPxBUF available on SSPxBUF read any time before
next byte is loaded
ACKDT
Slave software clears

Slave sends
ACKDT to ACK not ACK
the received byte
CKP
When AHEN = 1; When DHEN = 1; CKP is not cleared
on the 8th falling edge on the 8th falling edge Set by software, if not ACK
of SCLx of an address of SCLx of a received release SCLx
byte, CKP is cleared data byte, CKP is cleared
ACKTIM
ACKTIM is set by hardware ACKTIM is cleared by hardware

on 8th falling edge of SCLx on 9th rising edge of SCLx
P
PIC16(L)F1847
25.5.3 SLAVE TRANSMISSION 25.5.3.2 7-Bit Transmission
When the R/W bit of the incoming address byte is set A master device can transmit a read request to a
and an address match occurs, the R/W bit of the slave, and then clock data out of the slave. The list
SSPxSTAT register is set. The received address is below outlines what software for a slave will need to
loaded into the SSPxBUF register, and an ACK pulse is do to accomplish a standard transmission.
sent by the slave on the 9th bit. Figure 25-18 can be used as a reference to this list.
Following the ACK, slave hardware clears the CKP bit 1. Master sends a Start condition on SDAx and
and the SCLx pin is held low (see Section 25.5.6 SCLx.
“Clock Stretching” for more detail). By stretching the 2. S bit of SSPxSTAT is set; SSPxIF is set if
clock, the master will be unable to assert another clock interrupt on Start detect is enabled.
pulse until the slave is done preparing the transmit 3. Matching address with R/W bit set is received by
data. the Slave setting SSPxIF bit.
The transmit data must be loaded into the SSPxBUF 4. Slave hardware generates an ACK and sets
register which also loads the SSPxSR register. Then SSPxIF.
the SCLx pin should be released by setting the CKP bit 5. SSPxIF bit is cleared by user.
of the SSPxCON1 register. The eight data bits are
6. Software reads the received address from
shifted out on the falling edge of the SCLx input. This
SSPxBUF, clearing BF.
ensures that the SDAx signal is valid during the SCLx
high time. 7. R/W is set so CKP was automatically cleared
after the ACK.
The ACK pulse from the master-receiver is latched on
8. The slave software loads the transmit data into
the rising edge of the 9th SCLx input pulse. This ACK
SSPxBUF.
value is copied to the ACKSTAT bit of the SSPxCON2
register. If ACKSTAT is set (not ACK), then the data 9. CKP bit is set releasing SCLx, allowing the
transfer is complete. In this case, when the not ACK is master to clock the data out of the slave.
latched by the slave, the slave goes idle and waits for 10. SSPxIF is set after the ACK response from the
another occurrence of the Start bit. If the SDAx line was master is loaded into the ACKSTAT register.
low (ACK), the next transmit data must be loaded into 11. SSPxIF bit is cleared.
the SSPxBUF register. Again, the SCLx pin must be 12. The slave software checks the ACKSTAT bit to
released by setting bit CKP. see if the master wants to clock out more data.
An MSSPx interrupt is generated for each data transfer Note 1: If the master ACKs the clock will be
byte. The SSPxIF bit must be cleared by software and stretched.
the SSPxSTAT register is used to determine the status
of the byte. The SSPxIF bit is set on the falling edge of 2: ACKSTAT is the only bit updated on the
the 9th clock pulse. rising edge of SCLx (9th) rather than the
falling.
25.5.3.1 Slave Mode Bus Collision 13. Steps 9-13 are repeated for each transmitted
A slave receives a Read request and begins shifting byte.
data out on the SDAx line. If a bus collision is detected 14. If the master sends a not ACK; the clock is not
and the SBCDE bit of the SSPxCON3 register is set, held, but SSPxIF is still set.
the BCLxIF bit of the PIRx register is set. Once a bus 15. The master sends a Restart condition or a Stop.
collision is detected, the slave goes Idle and waits to be 16. The slave is no longer addressed.
addressed again. User software can use the BCLxIF bit
to handle a slave bus collision.

DS40001453G-page 238
FIGURE 25-18:
PIC16(L)F1847
Master sends
Stop condition
Receiving Address ACK

R/W = 1 Automatic Transmitting Data Automatic Transmitting Data
SDAx A7 A6 A5 A4 A3 A2 A1 ACK D7 D6 D5 D4 D3 D2 D1 D0 ACK D7 D6 D5 D4 D3 D2 D1 D0
I2C SLAVE, 7-BIT ADDRESS, TRANSMISSION (AHEN = 0)

SCLx
1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9
S P
SSPxIF
Cleared by software
BF
BF is automatically
Received address Data to transmit is cleared after 8th falling
is read from SSPxBUF loaded into SSPxBUF edge of SCLx
CKP
When R/W is set CKP is not
SCLx is always held for not
held low after 9th SCLx Set by software ACK
falling edge
ACKSTAT
Masters not ACK

is copied to
ACKSTAT
R/W
R/W is copied from the
matching address byte
D/A
Indicates an address
has been received
P
PIC16(L)F1847
25.5.3.3 7-Bit Transmission with Address
Hold Enabled
Setting the AHEN bit of the SSPxCON3 register
enables additional clock stretching and interrupt
generation after the 8th falling edge of a received
matching address. Once a matching address has
been clocked in, CKP is cleared and the SSPxIF
interrupt is set.
Figure 25-19 displays a standard waveform of a 7-bit
Address Slave Transmission with AHEN enabled.
1. Bus starts Idle.
2. Master sends Start condition; the S bit of
SSPxSTAT is set; SSPxIF is set if interrupt on
Start detect is enabled.
3. Master sends matching address with R/W bit
set. After the 8th falling edge of the SCLx line the
CKP bit is cleared and SSPxIF interrupt is
generated.
4. Slave software clears SSPxIF.
5. Slave software reads ACKTIM bit of SSPxCON3
register, and R/W and D/A of the SSPxSTAT
register to determine the source of the interrupt.
6. Slave reads the address value from the
SSPxBUF register clearing the BF bit.
7. Slave software decides from this information if it
wishes to ACK or not ACK and sets the ACKDT
bit of the SSPxCON2 register accordingly.
8. Slave sets the CKP bit releasing SCLx.
9. Master clocks in the ACK value from the slave.
10. Slave hardware automatically clears the CKP bit
and sets SSPxIF after the ACK if the R/W bit is
set.
11. Slave software clears SSPxIF.
12. Slave loads value to transmit to the master into
SSPxBUF setting the BF bit.
Note: SSPxBUF cannot be loaded until after the
ACK.
13. Slave sets CKP bit releasing the clock.
14. Master clocks out the data from the slave and
sends an ACK value on the 9th SCLx pulse.
15. Slave hardware copies the ACK value into the
ACKSTAT bit of the SSPxCON2 register.
16. Steps 10-15 are repeated for each byte transmit-
ted to the master from the slave.
17. If the master sends a not ACK the slave
releases the bus allowing the master to send a
Stop and end the communication.
Note: Master must send a not ACK on the last byte
to ensure that the slave releases the SCLx
line to receive a Stop.

DS40001453G-page 240
FIGURE 25-19:
PIC16(L)F1847
Master sends
Master releases SDAx Stop condition
to slave for ACK sequence
Receiving Address R/W = 1 Automatic Transmitting Data Automatic Transmitting Data ACK
SDAx
I2C SLAVE, 7-BIT ADDRESS, TRANSMISSION (AHEN = 1)

SCLx
S 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9
P
SSPxIF
Cleared by software
BF BF is automatically
Received address Data to transmit is cleared after 8th falling
is read from SSPxBUF loaded into SSPxBUF edge of SCLx
ACKDT
Slave clears
ACKDT to ACK
address
ACKSTAT
Master’s ACK
response is copied
to SSPxSTAT
CKP
When AHEN = 1; CKP not cleared
CKP is cleared by hardware When R/W = 1; Set by software, after not ACK
after receiving matching CKP is always releases SCLx
address. cleared after ACK
ACKTIM
ACKTIM is set on 8th falling ACKTIM is cleared
edge of SCLx on 9th rising edge of SCLx
R/W
D/A
PIC16(L)F1847
25.5.4 SLAVE MODE 10-BIT ADDRESS 25.5.5 10-BIT ADDRESSING WITH
RECEPTION ADDRESS OR DATA HOLD
This section describes a standard sequence of events Reception using 10-bit addressing with AHEN or
for the MSSPx module configured as an I2C Slave in DHEN set is the same as with 7-bit modes. The only
10-bit Addressing mode. difference is the need to update the SSPxADD register
Figure 25-20 is used as a visual reference for this using the UA bit. All functionality, specifically when the
description. CKP bit is cleared and SCLx line is held low are the
same. Figure 25-21 can be used as a reference of a
This is a step by step process of what must be done by slave in 10-bit addressing with AHEN set.
slave software to accomplish I2C communication.
Figure 25-22 shows a standard waveform for a slave
1. Bus starts Idle. transmitter in 10-bit Addressing mode.
2. Master sends Start condition; S bit of SSPxSTAT
is set; SSPxIF is set if interrupt on Start detect is
enabled.
3. Master sends matching high address with R/W
bit clear; UA bit of the SSPxSTAT register is set.
4. Slave sends ACK and SSPxIF is set.
5. Software clears the SSPxIF bit.
6. Software reads received address from
SSPxBUF clearing the BF flag.
7. Slave loads low address into SSPxADD,
releasing SCLx.
8. Master sends matching low address byte to the
Slave; UA bit is set.
Note: Updates to the SSPxADD register are not
allowed until after the ACK sequence.
9. Slave sends ACK and SSPxIF is set.

Note: If the low address does not match, SSPxIF
and UA are still set so that the slave soft-
ware can set SSPxADD back to the high
address. BF is not set because there is no
match. CKP is unaffected.
10. Slave clears SSPxIF.
11. Slave reads the received matching address
from SSPxBUF clearing BF.
12. Slave loads high address into SSPxADD.
13. Master clocks a data byte to the slave and
clocks out the slaves ACK on the 9th SCLx
pulse; SSPxIF is set.
14. If SEN bit of SSPxCON2 is set, CKP is cleared
by hardware and the clock is stretched.
15. Slave clears SSPxIF.
16. Slave reads the received byte from SSPxBUF
clearing BF.
17. If SEN is set the slave sets CKP to release the
SCLx.
18. Steps 13-17 repeat for each received byte.
19. Master sends Stop to end the transmission.

DS40001453G-page 242
FIGURE 25-20:
PIC16(L)F1847
Master sends
Stop condition

Receive First Address Byte Receive Second Address Byte Receive Data Receive Data
SDAx
1 1 1 1
0 A9 A8 ACK A7 A6 A5 A4 A3 A2 A1 A0 ACK D7 D6 D5 D4 D3 D2 D1 D0 ACK D7 D6 D5 D4 D3 D2 D1 D0 ACK
SCLx
1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 P
S
SCLx is held low
while CKP = 0
SSPxIF
Set by hardware Cleared by software
on 9th falling edge
BF
If address matches Receive address is Data is read
SSPxADD it is loaded into read from SSPxBUF from SSPxBUF
SSPxBUF
UA
When UA = 1; Software updates SSPxADD
SCLx is held low and releases SCLx
CKP
When SEN = 1; Set by software,

CKP is cleared after releasing SCLx
9th falling edge of received byte
FIGURE 25-21:
Receive First Address Byte R/W = 0 Receive Second Address Byte Receive Data Receive Data
SDAx 1 1 1 1 0 A9 A8 ACK A7 A6 A5 A4 A3 A2 A1 A0 ACK D7 D6 D5 D4 D3 D2 D1 D0 ACK D7 D6 D5

SCLx S 1 2 3 4 5 6 7 8 9 UA 1 2 3 4 5 6 7 8 9 UA 1 2 3 4 5 6 7 8 9 1 2
SSPxIF
Set by hardware Cleared by software Cleared by software
on 9th falling edge
BF
SSPxBUF can be Received data

read anytime before is read from
the next received byte SSPxBUF
ACKDT
Slave software clears
ACKDT to ACK
the received byte
UA
PIC16(L)F1847
Update to SSPxADD is Update of SSPxADD,
not allowed until 9th
falling edge of SCLx clears UA and releases
SCLx
CKP If when AHEN = 1;

on the 8th falling edge Set CKP with software
DS40001453G-page 243
of SCLx of an address releases SCLx

byte, CKP is cleared
ACKTIM
ACKTIM is set by hardware
on 8th falling edge of SCLx
DS40001453G-page 244
FIGURE 25-22:
PIC16(L)F1847
Master sends
Master sends Stop condition
I2C SLAVE, 10-BIT ADDRESS, TRANSMISSION (SEN = 0, AHEN = 0, DHEN = 0)

Restart event Master sends
not ACK
Receiving Address R/W = 0 Receiving Second Address Byte Receive First Address Byte Transmitting Data Byte ACK = 1
SDAx 1 1 1 1 0 A9 A8 ACK A7 A6 A5 A4 A3 A2 A1 A0 ACK 1 1 1 1 0 A9 A8 ACK D7 D6 D5 D4 D3 D2 D1 D0
SCLx 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 P
S
Sr
SSPxIF
Set by hardware Cleared by software Set by hardware
BF
SSPxBUF loaded Received address is Data to transmit is

with received address read from SSPxBUF loaded into SSPxBUF
UA
High address is loaded
UA indicates SSPxADD After SSPxADD is back into SSPxADD
must be updated updated, UA is cleared
CKP and SCLx is released
When R/W = 1; Set by software

ACKSTAT CKP is cleared on releases SCLx

9th falling edge of SCLx
Masters not ACK

is copied
R/W
R/W is copied from the
matching address byte
D/A
Indicates an address
has been received
PIC16(L)F1847
25.5.6 CLOCK STRETCHING 25.5.7 CLOCK SYNCHRONIZATION AND
Clock stretching occurs when a device on the bus THE CKP BIT
holds the SCLx line low effectively pausing communi- Any time the CKP bit is cleared, the module will wait
cation. The slave may stretch the clock to allow more for the SCLx line to go low and then hold it. However,
time to handle data or prepare a response for the clearing the CKP bit will not assert the SCLx output
master device. A master device is not concerned with low until the SCLx output is already sampled low.
stretching as anytime it is active on the bus and not Therefore, the CKP bit will not assert the SCLx line
transferring data it is stretching. Any stretching done until an external I2C master device has already
by a slave is invisible to the master software and asserted the SCLx line. The SCLx output will remain
handled by the hardware that generates SCLx. low until the CKP bit is set and all other devices on the
The CKP bit of the SSPxCON1 register is used to I2C bus have released SCLx. This ensures that a write
control stretching in software. Any time the CKP bit is to the CKP bit will not violate the minimum high time
cleared, the module will wait for the SCLx line to go requirement for SCLx (see Figure 25-23).
low and then hold it. Setting CKP will release SCLx
and allow more communication.
25.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSPxSTAT is set, a
read request, the slave hardware will clear CKP. This
allows the slave time to update SSPxBUF with data to
transfer to the master. If the SEN bit of SSPxCON2 is
set, the slave hardware will always stretch the clock
after the ACK sequence. Once the slave is ready; CKP
is set by software and communication resumes.
Note 1: The BF bit has no effect on if the clock will
be stretched or not. This is different than
previous versions of the module that
would not stretch the clock, clear CKP, if
SSPxBUF was read before the 9th falling
edge of SCLx.
2: Previous versions of the module did not
stretch the clock for a transmission if
SSPxBUF was loaded before the 9th
falling edge of SCLx. It is now always
cleared for read requests.
25.5.6.2 10-Bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the
clock is always stretched. This is the only time the
SCLx is stretched without CKP being cleared. SCLx is
released immediately after a write to SSPxADD.
Note: Previous versions of the module did not
stretch the clock if the second address byte
did not match.
25.5.6.3 Byte NACKing

When AHEN bit of SSPxCON3 is set; CKP is cleared
by hardware after the 8th falling edge of SCLx for a
received matching address byte. When DHEN bit of
SSPxCON3 is set; CKP is cleared after the 8th falling
edge of SCLx for received data.
Stretching after the 8th falling edge of SCLx allows the
slave to look at the received address or data and
decide if it wants to ACK the received data.

PIC16(L)F1847
FIGURE 25-23: CLOCK SYNCHRONIZATION TIMING
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
SDAx DX DX ‚ – 1
SCLx
Master device
CKP asserts clock
Master device
releases clock
WR
SSPxCON1
25.5.8 GENERAL CALL ADDRESS

SUPPORT
The addressing procedure for the I2C bus is such that
the first byte after the Start condition usually deter-
mines which device will be the slave addressed by the
master device. The exception is the general call
address which can address all devices. When this
address is used, all devices should, in theory, respond
with an acknowledge.
The general call address is a reserved address in the
I2C protocol, defined as address 0x00. When the
GCEN bit of the SSPxCON2 register is set, the slave
module will automatically ACK the reception of this
address regardless of the value stored in SSPxADD.
After the slave clocks in an address of all zeros with
the R/W bit clear, an interrupt is generated and slave
software can read SSPxBUF and respond.
Figure 25-24 shows a general call reception
sequence.
In 10-bit Address mode, the UA bit will not be set on
the reception of the general call address. The slave
will prepare to receive the second byte as data, just as
it would in 7-bit mode.
If the AHEN bit of the SSPxCON3 register is set, just
as with any other address reception, the slave
hardware will stretch the clock after the 8th falling
edge of SCLx. The slave must then set its ACKDT
value and release the clock with communication
progressing as it would normally.

PIC16(L)F1847
FIGURE 25-24: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE
Address is compared to General Call Address
after ACK, set interrupt
R/W = 0 Receiving Data ACK

SDAx General Call Address ACK D7 D6 D5 D4 D3 D2 D1 D0
SCLx
1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9
S
SSPxIF
BF (SSPxSTAT<0>)
Cleared by software
SSPxBUF is read
GCEN (SSPxCON2<7>)
’1’
25.5.9 SSPx MASK REGISTER

An SSPx Mask (SSPxMSK) register (Register 25-5) is
available in I2C Slave mode as a mask for the value
held in the SSPxSR register during an address
comparison operation. A zero (‘0’) bit in the SSPxMSK
register has the effect of making the corresponding bit
of the received address a “don’t care”.
This register is reset to all ‘1’s upon any Reset
condition and, therefore, has no effect on standard
SSPx operation until written with a mask value.
The SSPx Mask register is active during:
• 7-bit Address mode: address compare of A<7:1>.
• 10-bit Address mode: address compare of A<7:0>
only. The SSPx mask has no effect during the
reception of the first (high) byte of the address.

PIC16(L)F1847
25.6 I2C MASTER MODE 25.6.1 I2C MASTER MODE OPERATION
The master device generates all of the serial clock
Master mode is enabled by setting and clearing the
pulses and the Start and Stop conditions. A transfer is
appropriate SSPM bits in the SSPxCON1 register and
ended with a Stop condition or with a Repeated Start
by setting the SSPEN bit. In Master mode, the SDAx
condition. Since the Repeated Start condition is also
and SCKx pins must be configured as inputs. The
the beginning of the next serial transfer, the I2C bus will
MSSP peripheral hardware will override the output
not be released.
driver TRIS controls when necessary to drive the pins
low. In Master Transmitter mode, serial data is output
through SDAx, while SCLx outputs the serial clock. The
Master mode of operation is supported by interrupt
first byte transmitted contains the slave address of the
generation on the detection of the Start and Stop
receiving device (7 bits) and the Read/Write (R/W) bit.
conditions. The Stop (P) and Start (S) bits are cleared
In this case, the R/W bit will be logic ‘0’. Serial data is
from a Reset or when the MSSPx module is disabled.
transmitted eight bits at a time. After each byte is trans-
Control of the I 2C bus may be taken when the P bit is
mitted, an Acknowledge bit is received. Start and Stop
set, or the bus is Idle.
conditions are output to indicate the beginning and the
In Firmware Controlled Master mode, user code end of a serial transfer.
conducts all I 2C bus operations based on Start and
In Master Receive mode, the first byte transmitted con-
Stop bit condition detection. Start and Stop condition
tains the slave address of the transmitting device
detection is the only active circuitry in this mode. All
(7 bits) and the R/W bit. In this case, the R/W bit will be
other communication is done by the user software
logic ‘1’. Thus, the first byte transmitted is a 7-bit slave
directly manipulating the SDAx and SCLx lines.
address followed by a ‘1’ to indicate the receive bit.
The following events will cause the SSPx Interrupt Flag Serial data is received via SDAx, while SCLx outputs
bit, SSPxIF, to be set (SSPx interrupt, if enabled): the serial clock. Serial data is received eight bits at a
time. After each byte is received, an Acknowledge bit is
• Start condition detected
transmitted. Start and Stop conditions indicate the
• Stop condition detected beginning and end of transmission.
• Data transfer byte transmitted/received
A Baud Rate Generator is used to set the clock
• Acknowledge transmitted/received frequency output on SCLx. See Section 25.7 “Baud
• Repeated Start generated Rate Generator” for more detail.
Note 1: The MSSPx module, when configured in
I2C Master mode, does not allow queuing
of events. For instance, the user is not
allowed to initiate a Start condition and
immediately write the SSPxBUF register
to initiate transmission before the Start
condition is complete. In this case, the
SSPxBUF will not be written to and the
WCOL bit will be set, indicating that a
write to the SSPxBUF did not occur
2: Master mode suspends Start/Stop
detection when sending the Start/Stop
condition by means of the SEN/PEN
control bits. The SSPxIF bit is set at the
end of the Start/Stop generation when
hardware clears the control bit.

PIC16(L)F1847
25.6.2 CLOCK ARBITRATION
Clock arbitration occurs when the master, during any
receive, transmit or Repeated Start/Stop condition,
releases the SCLx pin (SCLx allowed to float high).
When the SCLx pin is allowed to float high, the Baud
Rate Generator (BRG) is suspended from counting
until the SCLx pin is actually sampled high. When the
SCLx pin is sampled high, the Baud Rate Generator is
reloaded with the contents of SSPxADD<7:0> and
begins counting. This ensures that the SCLx high time
will always be at least one BRG rollover count in the
event that the clock is held low by an external device
(Figure 25-25).
FIGURE 25-25: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION
SDAx DX DX ‚ – 1
SCLx deasserted but slave holds SCLx allowed to transition high

SCLx low (clock arbitration)
SCLx
BRG decrements on
Q2 and Q4 cycles
BRG
03h 02h 01h 00h (hold off) 03h 02h
Value
SCLx is sampled high, reload takes

place and BRG starts its count
BRG
Reload
25.6.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart,
Stop, Receive or Transmit sequence is in progress, the
WCOL bit is set and the contents of the buffer are
unchanged (the write does not occur). Any time the
WCOL bit is set it indicates that an action on SSPxBUF
was attempted while the module was not Idle.
Note: Because queuing of events is not allowed,
writing to the lower five bits of SSPxCON2
is disabled until the Start condition is
complete.

PIC16(L)F1847
25.6.4 I2C MASTER MODE START by hardware; the Baud Rate Generator is suspended,
CONDITION TIMING leaving the SDAx line held low and the Start condition
is complete.
To initiate a Start condition (Figure 25-26), the user
sets the Start Enable bit, SEN bit of the SSPxCON2 Note 1: If at the beginning of the Start condition,
register. If the SDAx and SCLx pins are sampled high, the SDAx and SCLx pins are already sam-
the Baud Rate Generator is reloaded with the contents pled low, or if during the Start condition,
of SSPxADD<7:0> and starts its count. If SCLx and the SCLx line is sampled low before the
SDAx are both sampled high when the Baud Rate SDAx line is driven low, a bus collision
Generator times out (TBRG), the SDAx pin is driven occurs, the Bus Collision Interrupt Flag,
low. The action of the SDAx being driven low while BCLxIF, is set, the Start condition is
SCLx is high is the Start condition and causes the S bit aborted and the I2C module is reset into
of the SSPxSTAT1 register to be set. Following this, its Idle state.
the Baud Rate Generator is reloaded with the contents 2: The Philips I2C Specification states that a
of SSPxADD<7:0> and resumes its count. When the bus collision cannot occur on a Start.
Baud Rate Generator times out (TBRG), the SEN bit of
the SSPxCON2 register will be automatically cleared
FIGURE 25-26: FIRST START BIT TIMING
Write to SEN bit occurs here Set S bit (SSPxSTAT<3>)
At completion of Start bit,

SDAx = 1,
SCLx = 1 hardware clears SEN bit
and sets SSPxIF bit
TBRG TBRG Write to SSPxBUF occurs here
SDAx 1st bit 2nd bit
TBRG
SCLx
S
TBRG

PIC16(L)F1847
25.6.5 I2C MASTER MODE REPEATED automatically cleared and the Baud Rate Generator will
START CONDITION TIMING not be reloaded, leaving the SDAx pin held low. As
soon as a Start condition is detected on the SDAx and
A Repeated Start condition (Figure 25-27) occurs when
SCLx pins, the S bit of the SSPxSTAT register will be
the RSEN bit of the SSPxCON2 register is
set. The SSPxIF bit will not be set until the Baud Rate
programmed high and the Master state machine is no
Generator has timed out.
longer active. When the RSEN bit is set, the SCLx pin
is asserted low. When the SCLx pin is sampled low, the Note 1: If RSEN is programmed while any other
Baud Rate Generator is loaded and begins counting. event is in progress, it will not take effect.
The SDAx pin is released (brought high) for one Baud 2: A bus collision during the Repeated Start
Rate Generator count (TBRG). When the Baud Rate condition occurs if:
Generator times out, if SDAx is sampled high, the SCLx
pin will be deasserted (brought high). When SCLx is • SDAx is sampled low when SCLx
sampled high, the Baud Rate Generator is reloaded goes from low-to-high.
and begins counting. SDAx and SCLx must be sam- • SCLx goes low before SDAx is
pled high for one TBRG. This action is then followed by asserted low. This may indicate
assertion of the SDAx pin (SDAx = 0) for one TBRG that another master is attempting to
while SCLx is high. SCLx is asserted low. Following transmit a data ‘1’.
this, the RSEN bit of the SSPxCON2 register will be
FIGURE 25-27: REPEAT START CONDITION WAVEFORM
S bit set by hardware

Write to SSPxCON2
occurs here At completion of Start bit,
SDAx = 1, SDAx = 1,
hardware clears RSEN bit
SCLx (no change) SCLx = 1 and sets SSPxIF
TBRG TBRG TBRG
SDAx 1st bit
Write to SSPxBUF occurs here

TBRG
SCLx
Sr TBRG
Repeated Start

PIC16(L)F1847
25.6.6 I2C MASTER MODE 25.6.6.3 ACKSTAT Status Flag
TRANSMISSION In Transmit mode, the ACKSTAT bit of the SSPxCON2
Transmission of a data byte, a 7-bit address or the register is cleared when the slave has sent an Acknowl-
other half of a 10-bit address is accomplished by simply edge (ACK = 0) and is set when the slave does not
writing a value to the SSPxBUF register. This action will Acknowledge (ACK = 1). A slave sends an Acknowl-
set the Buffer Full flag bit, BF, and allow the Baud Rate edge when it has recognized its address (including a
Generator to begin counting and start the next general call), or when the slave has properly received
transmission. Each bit of address/data will be shifted its data.
out onto the SDAx pin after the falling edge of SCLx is
asserted. SCLx is held low for one Baud Rate Genera- 25.6.6.4 Typical Transmit Sequence:
tor rollover count (TBRG). Data should be valid before 1. The user generates a Start condition by setting
SCLx is released high. When the SCLx pin is released the SEN bit of the SSPxCON2 register.
high, it is held that way for TBRG. The data on the SDAx 2. SSPxIF is set by hardware on completion of the
pin must remain stable for that duration and some hold Start.
time after the next falling edge of SCLx. After the 8th bit
3. SSPxIF is cleared by software.
is shifted out (the falling edge of the 8th clock), the BF
flag is cleared and the master releases SDAx. This 4. The MSSPx module will wait the required start
allows the slave device being addressed to respond time before any other operation takes place.
with an ACK bit during the 9th bit time if an address 5. The user loads the SSPxBUF with the slave
match occurred, or if data was received properly. The address to transmit.
status of ACK is written into the ACKSTAT bit on the ris- 6. Address is shifted out the SDAx pin until all eight
ing edge of the 9th clock. If the master receives an bits are transmitted. Transmission begins as
Acknowledge, the Acknowledge Status bit, ACKSTAT, soon as SSPxBUF is written to.
is cleared. If not, the bit is set. After the 9th clock, the 7. The MSSPx module shifts in the ACK bit from
SSPxIF bit is set and the master clock (Baud Rate Gen- the slave device and writes its value into the
erator) is suspended until the next data byte is loaded ACKSTAT bit of the SSPxCON2 register.
into the SSPxBUF, leaving SCLx low and SDAx
8. The MSSPx module generates an interrupt at
unchanged (Figure 25-28).
the end of the 9th clock cycle by setting the
After the write to the SSPxBUF, each bit of the address SSPxIF bit.
will be shifted out on the falling edge of SCLx until all 9. The user loads the SSPxBUF with eight bits of
seven address bits and the R/W bit are completed. On data.
the falling edge of the 8th clock, the master will release
10. Data is shifted out the SDAx pin until all eight
the SDAx pin, allowing the slave to respond with an
bits are transmitted.
Acknowledge. On the falling edge of the 9th clock, the
master will sample the SDAx pin to see if the address 11. The MSSPx module shifts in the ACK bit from
was recognized by a slave. The status of the ACK bit is the slave device and writes its value into the
loaded into the ACKSTAT Status bit of the SSPxCON2 ACKSTAT bit of the SSPxCON2 register.
register. Following the falling edge of the 9th clock 12. Steps 8-11 are repeated for all transmitted data
transmission of the address, the SSPxIF is set, the BF bytes.
flag is cleared and the Baud Rate Generator is turned 13. The user generates a Stop or Restart condition
off until another write to the SSPxBUF takes place, by setting the PEN or RSEN bits of the SSPx-
holding SCLx low and allowing SDAx to float. CON2 register. Interrupt is generated once the
Stop/Restart condition is complete.
25.6.6.1 BF Status Flag
In Transmit mode, the BF bit of the SSPxSTAT register
is set when the CPU writes to SSPxBUF and is cleared
when all eight bits are shifted out.
25.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is
already in progress (i.e., SSPxSR is still shifting out a
data byte), the WCOL bit is set and the contents of the
buffer are unchanged (the write does not occur).
WCOL must be cleared by software before the next
transmission.

FIGURE 25-28:
Write SSPxCON2<0> SEN = 1 ACKSTAT in
I2C MASTER MODE WAVEFORM (TRANSMISSION, 7 OR 10-BIT ADDRESS)

Start condition begins SSPxCON2 = 1
From slave, clear ACKSTAT bit SSPxCON2<6>
SEN = 0
Transmitting Data or Second Half
Transmit Address to Slave R/W = 0
of 10-bit Address ACK
SDAx A7 A6 A5 A4 A3 A2 A1 ACK = 0 D7 D6 D5 D4 D3 D2 D1 D0
SSPxBUF written with 7-bit address and R/W

start transmit
SCLx 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9
S P
SCLx held low
while CPU
responds to SSPxIF
SSPxIF
Cleared by software service routine
Cleared by software from SSPx interrupt
Cleared by software
BF (SSPxSTAT<0>)
SSPxBUF written SSPxBUF is written by software

SEN
After Start condition, SEN cleared by hardware
PIC16(L)F1847
PEN
R/W
DS40001453G-page 253
PIC16(L)F1847
25.6.7 I2C MASTER MODE RECEPTION 25.6.7.4 Typical Receive Sequence:
Master mode reception (Figure 25-29) is enabled by 1. The user generates a Start condition by setting
programming the Receive Enable bit, RCEN bit of the the SEN bit of the SSPxCON2 register.
SSPxCON2 register. 2. SSPxIF is set by hardware on completion of the
Note: The MSSPx module must be in an Idle Start.
state before the RCEN bit is set or the 3. SSPxIF is cleared by software.
RCEN bit will be disregarded. 4. User writes SSPxBUF with the slave address to
transmit and the R/W bit set.
The Baud Rate Generator begins counting and on each
rollover, the state of the SCLx pin changes 5. Address is shifted out the SDAx pin until all eight
(high-to-low/low-to-high) and data is shifted into the bits are transmitted. Transmission begins as
SSPxSR. After the falling edge of the 8th clock, the soon as SSPxBUF is written to.
receive enable flag is automatically cleared, the con- 6. The MSSPx module shifts in the ACK bit from
tents of the SSPxSR are loaded into the SSPxBUF, the the slave device and writes its value into the
BF flag bit is set, the SSPxIF flag bit is set and the Baud ACKSTAT bit of the SSPxCON2 register.
Rate Generator is suspended from counting, holding 7. The MSSPx module generates an interrupt at
SCLx low. The MSSPx is now in Idle state awaiting the the end of the 9th clock cycle by setting the
next command. When the buffer is read by the CPU, SSPxIF bit.
the BF flag bit is automatically cleared. The user can 8. User sets the RCEN bit of the SSPxCON2
then send an Acknowledge bit at the end of reception register and the Master clocks in a byte from the
by setting the Acknowledge Sequence Enable, ACKEN slave.
bit of the SSPxCON2 register. 9. After the 8th falling edge of SCLx, SSPxIF and
BF are set.
25.6.7.1 BF Status Flag
10. Master clears SSPxIF and reads the received
In receive operation, the BF bit is set when an address byte from SSPxBUF, clears BF.
or data byte is loaded into SSPxBUF from SSPxSR. It
11. Master sets ACK value sent to slave in ACKDT
is cleared when the SSPxBUF register is read.
bit of the SSPxCON2 register and initiates the
25.6.7.2 SSPOV Status Flag ACK by setting the ACKEN bit.
12. Masters ACK is clocked out to the Slave and
In receive operation, the SSPOV bit is set when eight
SSPxIF is set.
bits are received into the SSPxSR and the BF flag bit is
already set from a previous reception. 13. User clears SSPxIF.
14. Steps 8-13 are repeated for each received byte
25.6.7.3 WCOL Status Flag from the slave.
If the user writes the SSPxBUF when a receive is 15. Master sends a not ACK or Stop to end
already in progress (i.e., SSPxSR is still shifting in a communication.
data byte), the WCOL bit is set and the contents of the
buffer are unchanged (the write does not occur).

FIGURE 25-29:
Write to SSPxCON2<4>
to start Acknowledge sequence
SDAx = ACKDT (SSPxCON2<5>) = 0
Write to SSPxCON2<0>(SEN = 1),
begin Start condition ACK from Master Set ACKEN, start Acknowledge sequence
Master configured as a receiver SDAx = ACKDT = 0 SDAx = ACKDT = 1
SEN = 0 by programming SSPxCON2<3> (RCEN = 1)
PEN bit = 1
I2C MASTER MODE WAVEFORM (RECEPTION, 7-BIT ADDRESS)

Write to SSPxBUF occurs here, RCEN cleared RCEN = 1, start RCEN cleared
ACK from Slave next receive automatically written here
start XMIT automatically
Transmit Address to Slave Receiving Data from Slave Receiving Data from Slave
SDAx A7 A6 A5 A4 A3 A2 A1 R/W ACK D7 D6 D5 D4 D3 D2 D1 D0 ACK D7 D6 D5 D4 D3 D2 D1 D0 ACK
Bus master
ACK is not sent terminates
transfer
1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9
SCLx S P
Data shifted in on falling edge of CLK Set SSPxIF at end
of receive Set SSPxIF interrupt
Set SSPxIF interrupt at end of Acknow-
Set SSPxIF interrupt ledge sequence
at end of receive at end of Acknowledge
SSPxIF sequence
Set P bit
Cleared by software Cleared by software Cleared by software Cleared by software (SSPxSTAT<4>)
SDAx = 0, SCLx = 1 Cleared in
while CPU software and SSPxIF
responds to SSPxIF
BF
(SSPxSTAT<0>) Last bit is shifted into SSPxSR and
contents are unloaded into SSPxBUF
SSPOV
PIC16(L)F1847
SSPOV is set because
SSPxBUF is still full
ACKEN
DS40001453G-page 255
RCEN
Master configured as a receiver RCEN cleared ACK from Master RCEN cleared
by programming SSPxCON2<3> (RCEN = 1) automatically SDAx = ACKDT = 0 automatically
PIC16(L)F1847
25.6.8 ACKNOWLEDGE SEQUENCE 25.6.9 STOP CONDITION TIMING
TIMING A Stop bit is asserted on the SDAx pin at the end of a
An Acknowledge sequence is enabled by setting the receive/transmit by setting the Stop Sequence Enable
Acknowledge Sequence Enable bit, ACKEN bit of the bit, PEN bit of the SSPxCON2 register. At the end of a
SSPxCON2 register. When this bit is set, the SCLx pin is receive/transmit, the SCLx line is held low after the
pulled low and the contents of the Acknowledge data bit falling edge of the 9th clock. When the PEN bit is set,
are presented on the SDAx pin. If the user wishes to the master will assert the SDAx line low. When the
generate an Acknowledge, then the ACKDT bit should SDAx line is sampled low, the Baud Rate Generator is
be cleared. If not, the user should set the ACKDT bit reloaded and counts down to ‘0’. When the Baud Rate
before starting an Acknowledge sequence. The Baud Generator times out, the SCLx pin will be brought high
Rate Generator then counts for one rollover period and one TBRG (Baud Rate Generator rollover count)
(TBRG) and the SCLx pin is deasserted (pulled high). later, the SDAx pin will be deasserted. When the SDAx
When the SCLx pin is sampled high (clock arbitration), pin is sampled high while SCLx is high, the P bit of the
the Baud Rate Generator counts for TBRG. The SCLx pin SSPxSTAT register is set. A TBRG later, the PEN bit is
is then pulled low. Following this, the ACKEN bit is auto- cleared and the SSPxIF bit is set (Figure 25-31).
matically cleared, the Baud Rate Generator is turned off
and the MSSPx module then goes into Idle mode 25.6.9.1 WCOL Status Flag
(Figure 25-30). If the user writes the SSPxBUF when a Stop sequence
is in progress, then the WCOL bit is set and the
25.6.8.1 WCOL Status Flag contents of the buffer are unchanged (the write does
If the user writes the SSPxBUF when an Acknowledge not occur).
sequence is in progress, then the WCOL bit is set and
the contents of the buffer are unchanged (the write
does not occur).
FIGURE 25-30: ACKNOWLEDGE SEQUENCE WAVEFORM

Acknowledge sequence starts here, ACKEN automatically cleared
write to SSPxCON2
ACKEN = 1, ACKDT = 0
TBRG TBRG
SDAx D0 ACK
SCLx 8 9
SSPxIF
Cleared in
SSPxIF set at software
the end of receive Cleared in
software SSPxIF set at the end
of Acknowledge sequence
Note: TBRG = one Baud Rate Generator period.

PIC16(L)F1847
FIGURE 25-31: STOP CONDITION RECEIVE OR TRANSMIT MODE
Write to SSPxCON2, SCLx = 1 for TBRG, followed by SDAx = 1 for TBRG
set PEN after SDAx sampled high. P bit (SSPxSTAT<4>) is set.
Falling edge of PEN bit (SSPxCON2<2>) is cleared by

9th clock hardware and the SSPxIF bit is set
TBRG
SCLx
SDAx ACK
P
TBRG TBRG TBRG
SCLx brought high after TBRG
SDAx asserted low before rising edge of clock
to setup Stop condition
Note: TBRG = one Baud Rate Generator period.
25.6.10 SLEEP OPERATION 25.6.13 MULTI -MASTER COMMUNICATION,

2
While in Sleep mode, the I C Slave module can receive BUS COLLISION AND BUS
addresses or data and when an address match or ARBITRATION
complete byte transfer occurs, wake the processor Multi-Master mode support is achieved by bus arbitra-
from Sleep (if the MSSPx interrupt is enabled). tion. When the master outputs address/data bits onto
the SDAx pin, arbitration takes place when the master
25.6.11 EFFECTS OF A RESET outputs a ‘1’ on SDAx, by letting SDAx float high and
A Reset disables the MSSPx module and terminates another master asserts a ‘0’. When the SCLx pin floats
the current transfer. high, data should be stable. If the expected data on
SDAx is a ‘1’ and the data sampled on the SDAx pin is
25.6.12 MULTI-MASTER MODE ‘0’, then a bus collision has taken place. The master will
In Multi-Master mode, the interrupt generation on the set the Bus Collision Interrupt Flag, BCLxIF and reset
detection of the Start and Stop conditions allows the the I2C port to its Idle state (Figure 25-32).
determination of when the bus is free. The Stop (P) and If a transmit was in progress when the bus collision
Start (S) bits are cleared from a Reset or when the occurred, the transmission is halted, the BF flag is
MSSPx module is disabled. Control of the I 2C bus may cleared, the SDAx and SCLx lines are deasserted and
be taken when the P bit of the SSPxSTAT register is the SSPxBUF can be written to. When the user ser-
set, or the bus is Idle, with both the S and P bits clear. vices the bus collision Interrupt Service Routine and if
When the bus is busy, enabling the SSPx interrupt will the I2C bus is free, the user can resume communica-
generate the interrupt when the Stop condition occurs. tion by asserting a Start condition.
In multi-master operation, the SDAx line must be If a Start, Repeated Start, Stop or Acknowledge condi-
monitored for arbitration to see if the signal level is the tion was in progress when the bus collision occurred, the
expected output level. This check is performed by condition is aborted, the SDAx and SCLx lines are
hardware with the result placed in the BCLxIF bit. deasserted and the respective control bits in the SSPx-
The states where arbitration can be lost are: CON2 register are cleared. When the user services the
bus collision Interrupt Service Routine and if the I2C bus
• Address Transfer is free, the user can resume communication by asserting
• Data Transfer a Start condition.
• A Start Condition The master will continue to monitor the SDAx and SCLx
• A Repeated Start Condition pins. If a Stop condition occurs, the SSPxIF bit will be set.
• An Acknowledge Condition A write to the SSPxBUF will start the transmission of
data at the first data bit, regardless of where the
transmitter left off when the bus collision occurred.
In Multi-Master mode, the interrupt generation on the
detection of Start and Stop conditions allows the deter-
mination of when the bus is free. Control of the I2C bus
can be taken when the P bit is set in the SSPxSTAT
register, or the bus is Idle and the S and P bits are
cleared.

PIC16(L)F1847
FIGURE 25-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE
Sample SDAx. While SCLx is high,
Data changes SDAx line pulled low data does not match what is driven
while SCLx = 0 by another source by the master.
Bus collision has occurred.
SDAx released
by master
SDAx
SCLx Set bus collision

interrupt (BCLxIF)
BCLxIF

PIC16(L)F1847
25.6.13.1 Bus Collision During a Start SDAx pin, the SDAx pin is asserted low at the end of
Condition the BRG count. The Baud Rate Generator is then
reloaded and counts down to zero; if the SCLx pin is
During a Start condition, a bus collision occurs if:
sampled as ‘0’ during this time, a bus collision does not
a) SDAx or SCLx are sampled low at the beginning occur. At the end of the BRG count, the SCLx pin is
of the Start condition (Figure 25-33). asserted low.
b) SCLx is sampled low before SDAx is asserted
Note: The reason that bus collision is not a
low (Figure 25-34).
factor during a Start condition is that no
During a Start condition, both the SDAx and the SCLx two bus masters can assert a Start condi-
pins are monitored. tion at the exact same time. Therefore,
If the SDAx pin is already low, or the SCLx pin is one master will always assert SDAx
already low, then all of the following occur: before the other. This condition does not
cause a bus collision because the two
• the Start condition is aborted,
masters must be allowed to arbitrate the
• the BCLxIF flag is set and first address following the Start condition.
• the MSSPx module is reset to its Idle state If the address is the same, arbitration
(Figure 25-33). must be allowed to continue into the data
The Start condition begins with the SDAx and SCLx portion, Repeated Start or Stop
pins deasserted. When the SDAx pin is sampled high, conditions.
the Baud Rate Generator is loaded and counts down. If
the SCLx pin is sampled low while SDAx is high, a bus
collision occurs because it is assumed that another
master is attempting to drive a data ‘1’ during the Start
condition.
If the SDAx pin is sampled low during this count, the
BRG is reset and the SDAx line is asserted early
(Figure 25-35). If, however, a ‘1’ is sampled on the
FIGURE 25-33: BUS COLLISION DURING START CONDITION (SDAX ONLY)

SDAx goes low before the SEN bit is set.
Set BCLxIF,
S bit and SSPxIF set because
SDAx = 0, SCLx = 1.
SDAx
SCLx
Set SEN, enable Start SEN cleared automatically because of bus collision.
condition if SDAx = 1, SCLx = 1 SSPx module reset into Idle state.
SEN
SDAx sampled low before
Start condition. Set BCLxIF.
S bit and SSPxIF set because
BCLxIF SDAx = 0, SCLx = 1.
SSPxIF and BCLxIF are
cleared by software
SSPxIF
SSPxIF and BCLxIF are

cleared by software

PIC16(L)F1847
FIGURE 25-34: BUS COLLISION DURING START CONDITION (SCLX = 0)
SDAx = 0, SCLx = 1
TBRG TBRG
SDAx
SCLx Set SEN, enable Start

sequence if SDAx = 1, SCLx = 1
SCLx = 0 before SDAx = 0,
bus collision occurs. Set BCLxIF.
SEN
SCLx = 0 before BRG time-out,
bus collision occurs. Set BCLxIF.
BCLxIF
Interrupt cleared
by software
S ’0’ ’0’
SSPxIF ’0’ ’0’
FIGURE 25-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION
SDAx = 0, SCLx = 1
Set S Set SSPxIF
Less than TBRG
TBRG
SDAx SDAx pulled low by other master.

Reset BRG and assert SDAx.
SCLx S
SCLx pulled low after BRG
time-out
SEN
Set SEN, enable Start
sequence if SDAx = 1, SCLx = 1
BCLxIF ’0’
SSPxIF
SDAx = 0, SCLx = 1, Interrupts cleared
set SSPxIF by software

PIC16(L)F1847
25.6.13.2 Bus Collision During a Repeated If SDAx is low, a bus collision has occurred (i.e., another
Start Condition master is attempting to transmit a data ‘0’,
Figure 25-36). If SDAx is sampled high, the BRG is
During a Repeated Start condition, a bus collision
reloaded and begins counting. If SDAx goes from
occurs if:
high-to-low before the BRG times out, no bus collision
a) A low level is sampled on SDAx when SCLx occurs because no two masters can assert SDAx at
goes from low level to high level (Case 1). exactly the same time.
b) SCLx goes low before SDAx is asserted low, If SCLx goes from high-to-low before the BRG times
indicating that another master is attempting to out and SDAx has not already been asserted, a bus
transmit a data ‘1’ (Case 2). collision occurs. In this case, another master is
When the user releases SDAx and the pin is allowed to attempting to transmit a data ‘1’ during the Repeated
float high, the BRG is loaded with SSPxADD and Start condition, see Figure 25-37.
counts down to zero. The SCLx pin is then deasserted If, at the end of the BRG time-out, both SCLx and SDAx
and when sampled high, the SDAx pin is sampled. are still high, the SDAx pin is driven low and the BRG
is reloaded and begins counting. At the end of the
count, regardless of the status of the SCLx pin, the
SCLx pin is driven low and the Repeated Start
condition is complete.
FIGURE 25-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)
SDAx
SCLx
Sample SDAx when SCLx goes high.

If SDAx = 0, set BCLxIF and release SDAx and SCLx.
RSEN
BCLxIF
Cleared by software
S ’0’
SSPxIF ’0’

PIC16(L)F1847
FIGURE 25-37: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)
TBRG TBRG
SDAx
SCLx
SCLx goes low before SDAx,

BCLxIF set BCLxIF. Release SDAx and SCLx.
Interrupt cleared
by software
RSEN
S ’0’
SSPxIF

PIC16(L)F1847
25.6.13.3 Bus Collision During a Stop The Stop condition begins with SDAx asserted low.
Condition When SDAx is sampled low, the SCLx pin is allowed to
float. When the pin is sampled high (clock arbitration),
Bus collision occurs during a Stop condition if:
the Baud Rate Generator is loaded with SSPxADD and
a) After the SDAx pin has been deasserted and counts down to 0. After the BRG times out, SDAx is
allowed to float high, SDAx is sampled low after sampled. If SDAx is sampled low, a bus collision has
the BRG has timed out (Case 1). occurred. This is due to another master attempting to
b) After the SCLx pin is deasserted, SCLx is drive a data ‘0’ (Figure 25-38). If the SCLx pin is
sampled low before SDAx goes high (Case 2). sampled low before SDAx is allowed to float high, a bus
collision occurs. This is another case of another master
attempting to drive a data ‘0’ (Figure 25-39).
FIGURE 25-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)
TBRG TBRG TBRG SDAx sampled

low after TBRG,
set BCLxIF
SDAx
SDAx asserted low

SCLx
PEN
BCLxIF
P ’0’
SSPxIF ’0’
FIGURE 25-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)
TBRG TBRG TBRG
SDAx
Assert SDAx SCLx goes low before SDAx goes high,

set BCLxIF
SCLx
PEN
BCLxIF
P ’0’
SSPxIF ’0’

PIC16(L)F1847
TABLE 25-3: REGISTERS ASSOCIATED WITH I2C OPERATION
Reset
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Values on
Page:

PIE4 — — — — — — BCL2IE SSP2IE 87
PIR4 — — — — — — BCL2IF SSP2IF 91
SSP1ADD Synchronous Serial Port (I2C) Address Register 271
SSP1BUF MSSPx Receive Buffer/Transmit Register 220*
SSP1CON1 WCOL SSPOV SSPEN CKP SSPM<3:0> 268
SSP1CON2 GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN 269
SSP1MSK Synchronous Serial Port (I2C mode) Address Mask Register 271
SSP2ADD Synchronous Serial Port (I2C mode) Address Register 271
SSP2BUF Synchronous Serial Port Receive Buffer/Transmit Register 220
SSP2CON1 Synchronous Serial Port (I2C mode) Address Register 268
SSP2CON2 Synchronous Serial Port (I2C mode) Address Mask Register 269
SSP2CON3 SMP CKE D/A P S R/W UA BF 270
SSP2MSK WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 271
SSP2STAT GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN 266
Legend: — = unimplemented, read as ‘0’. Shaded cells are not used by the MSSP module in I2C mode.

PIC16(L)F1847
25.7 BAUD RATE GENERATOR module clock line. The logic dictating when the reload
signal is asserted depends on the mode the MSSPx is
The MSSPx module has a Baud Rate Generator avail- being operated in.
able for clock generation in both I2C and SPI Master
Table 25-4 demonstrates clock rates based on
modes. The Baud Rate Generator (BRG) reload value
instruction cycles and the BRG value loaded into
is placed in the SSPxADD register (Register 25-6).
SSPxADD.
When a write occurs to SSPxBUF, the Baud Rate
Generator will automatically begin counting down.
EQUATION 25-1:
Once the given operation is complete, the internal clock
will automatically stop counting and the clock pin will FOSC
remain in its last state. FCLOCK = -------------------------------------------------
 SSPxADD + 1   4 
An internal signal “Reload” in Figure 25-40 triggers the
value from SSPxADD to be loaded into the BRG
counter. This occurs twice for each oscillation of the
FIGURE 25-40: BAUD RATE GENERATOR BLOCK DIAGRAM
SSPM<3:0> SSPxADD<7:0>
SSPM<3:0> Reload Reload

SCLx Control
SSPxCLK BRG Down Counter FOSC/2
Note: Values of 0x00, 0x01 and 0x02 are not valid

for SSPxADD when used as a Baud Rate
Generator for I2C. This is an implementation
limitation.
TABLE 25-4: MSSPX CLOCK RATE W/BRG

FCLOCK
FOSC FCY BRG Value
(2 Rollovers of BRG)
32 MHz 8 MHz 13h 400 kHz(1)
32 MHz 8 MHz 19h 308 kHz
32 MHz 8 MHz 4Fh 100 kHz
16 MHz 4 MHz 09h 400 kHz(1)
16 MHz 4 MHz 0Ch 308 kHz
Note 1: Refer to the I/O port electrical and timing specifications in Table 30-10 and Figure 30-7 to ensure the
system is designed to support the I/O timing requirements.

PIC16(L)F1847
25.8 Register Definitions: MSSP Control
REGISTER 25-1: SSPxSTAT: SSPx STATUS REGISTER

R/W-0/0 R/W-0/0 R-0/0 R-0/0 R-0/0 R-0/0 R-0/0 R-0/0
SMP CKE D/A P S R/W UA BF
bit 7 bit 0
Legend:
bit 7 SMP: SPI Data Input Sample bit

SPI Master mode:
1 = Input data sampled at end of data output time
0 = Input data sampled at middle of data output time
SPI Slave mode:
SMP must be cleared when SPI is used in Slave mode
In I2 C Master or Slave mode:
1 = Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)
0 = Slew rate control enabled for high speed mode (400 kHz)
bit 6 CKE: SPI Clock Edge Select bit (SPI mode only)
In SPI Master or Slave mode:
1 = Transmit occurs on transition from active to Idle clock state
0 = Transmit occurs on transition from Idle to active clock state
In I2 C™ mode only:
1 = Enable input logic so that thresholds are compliant with SMBus specification
0 = Disable SMBus specific inputs
bit 5 D/A: Data/Address bit (I2C mode only)
1 = Indicates that the last byte received or transmitted was data
0 = Indicates that the last byte received or transmitted was address
bit 4 P: Stop bit
(I2C mode only. This bit is cleared when the MSSPx module is disabled, SSPEN is cleared.)
1 = Indicates that a Stop bit has been detected last (this bit is ‘0’ on Reset)
0 = Stop bit was not detected last
bit 3 S: Start bit
(I2C mode only. This bit is cleared when the MSSPx module is disabled, SSPEN is cleared.)
1 = Indicates that a Start bit has been detected last (this bit is ‘0’ on Reset)
0 = Start bit was not detected last
bit 2 R/W: Read/Write bit information (I2C mode only)
This bit holds the R/W bit information following the last address match. This bit is only valid from the address match
to the next Start bit, Stop bit, or not ACK bit.
In I2 C Slave mode:
1 = Read
0 = Write
In I2 C Master mode:
1 = Transmit is in progress
0 = Transmit is not in progress
OR-ing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Idle mode.
bit 1 UA: Update Address bit (10-bit I2C mode only)
1 = Indicates that the user needs to update the address in the SSPxADD register
0 = Address does not need to be updated

PIC16(L)F1847
REGISTER 25-1: SSPxSTAT: SSPx STATUS REGISTER (CONTINUED)
bit 0 BF: Buffer Full Status bit
Receive (SPI and I2 C modes):
1 = Receive complete, SSPxBUF is full
0 = Receive not complete, SSPxBUF is empty
Transmit (I2 C mode only):
1 = Data transmit in progress (does not include the ACK and Stop bits), SSPxBUF is full
0 = Data transmit complete (does not include the ACK and Stop bits), SSPxBUF is empty

PIC16(L)F1847
REGISTER 25-2: SSPxCON1: SSPx CONTROL REGISTER 1

R/C/HS-0/0 R/C/HS-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0
WCOL SSPOV SSPEN CKP SSPM<3:0>
bit 7 bit 0
Legend:
‘1’ = Bit is set ‘0’ = Bit is cleared HS = Bit is set by hardware C = User cleared
bit 7 WCOL: Write Collision Detect bit

Master mode:
1 = A write to the SSPxBUF register was attempted while the I2C conditions were not valid for a transmission to be started
0 = No collision
Slave mode:
1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software)
0 = No collision
bit 6 SSPOV: Receive Overflow Indicator bit(1)
In SPI mode:
1 = A new byte is received while the SSPxBUF register is still holding the previous data. In case of overflow, the data in SSPxSR is lost.
Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPxBUF, even if only transmitting data, to avoid
setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the
SSPxBUF register (must be cleared in software).
0 = No overflow
2
In I C mode:
1 = A byte is received while the SSPxBUF register is still holding the previous byte. SSPOV is a “don’t care” in Transmit mode
(must be cleared in software).
0 = No overflow
bit 5 SSPEN: Synchronous Serial Port Enable bit
In both modes, when enabled, these pins must be properly configured as input or output
In SPI mode:
1 = Enables serial port and configures SCKx, SDOx, SDIx and SSx as the source of the serial port pins(2)
0 = Disables serial port and configures these pins as I/O port pins
In I2C mode:
1 = Enables the serial port and configures the SDAx and SCLx pins as the source of the serial port pins(3)
0 = Disables serial port and configures these pins as I/O port pins
bit 4 CKP: Clock Polarity Select bit
In SPI mode:
1 = Idle state for clock is a high level
0 = Idle state for clock is a low level
In I2C Slave mode:
SCLx release control
1 = Enable clock
0 = Holds clock low (clock stretch). (Used to ensure data setup time.)
In I2C Master mode:
Unused in this mode
bit 3-0 SSPM<3:0>: Synchronous Serial Port Mode Select bits
0000 = SPI Master mode, clock = FOSC/4
0011 = SPI Master mode, clock = TMR2 output/2
0100 = SPI Slave mode, clock = SCKx pin, SSx pin control enabled
0101 = SPI Slave mode, clock = SCKx pin, SSx pin control disabled, SSx can be used as I/O pin
0110 = I2C Slave mode, 7-bit address
0111 = I2C Slave mode, 10-bit address
1000 = I2C Master mode, clock = FOSC/(4 * (SSPxADD+1))(4)
1001 = Reserved
1010 = SPI Master mode, clock = FOSC/(4 * (SSPxADD+1))(5)
1011 = I2C firmware controlled Master mode (Slave idle)
1100 = Reserved
1101 = Reserved
1110 = I2C Slave mode, 7-bit address with Start and Stop bit interrupts enabled
1111 = I2C Slave mode, 10-bit address with Start and Stop bit interrupts enabled
Note 1: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register.
2: When enabled, these pins must be properly configured as input or output.
3: When enabled, the SDAx and SCLx pins must be configured as inputs.
4: SSPxADD values of 0, 1 or 2 are not supported for I2C mode.
5: SSPxADD value of ‘0’ is not supported. Use SSPM = 0000 instead.

PIC16(L)F1847

R/W-0/0 R-0/0 R/W-0/0 R/S/HS-0/0 R/S/HS-0/0 R/S/HS-0/0 R/S/HS-0/0 R/W/HS-0/0
GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN
bit 7 bit 0
Legend:
‘1’ = Bit is set ‘0’ = Bit is cleared HC = Cleared by hardware S = User set
bit 7 GCEN: General Call Enable bit (in I2C Slave mode only)
1 = Enable interrupt when a general call address (0x00 or 00h) is received in the SSPxSR
0 = General call address disabled
bit 6 ACKSTAT: Acknowledge Status bit (in I2C mode only)
1 = Acknowledge was not received
0 = Acknowledge was received
bit 5 ACKDT: Acknowledge Data bit (in I2C mode only)
In Receive mode:
Value transmitted when the user initiates an Acknowledge sequence at the end of a receive
1 = Not Acknowledge
0 = Acknowledge
bit 4 ACKEN: Acknowledge Sequence Enable bit (in I2C Master mode only)
In Master Receive mode:
1 = Initiate Acknowledge sequence on SDAx and SCLx pins, and transmit ACKDT data bit.
Automatically cleared by hardware.
0 = Acknowledge sequence idle
bit 3 RCEN: Receive Enable bit (in I2C Master mode only)
1 = Enables Receive mode for I2C
0 = Receive idle
bit 2 PEN: Stop Condition Enable bit (in I2C Master mode only)
SCKx Release Control:
1 = Initiate Stop condition on SDAx and SCLx pins. Automatically cleared by hardware.
0 = Stop condition Idle
bit 1 RSEN: Repeated Start Condition Enable bit (in I2C Master mode only)
1 = Initiate Repeated Start condition on SDAx and SCLx pins. Automatically cleared by hardware.
0 = Repeated Start condition Idle
bit 0 SEN: Start Condition Enable/Stretch Enable bit
In Master mode:
1 = Initiate Start condition on SDAx and SCLx pins. Automatically cleared by hardware.
0 = Start condition Idle
In Slave mode:
1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled)
0 = Clock stretching is disabled
Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I2C module is not in the Idle mode, this bit may not be
set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

PIC16(L)F1847

R-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0
ACKTIM PCIE SCIE BOEN SDAHT SBCDE AHEN DHEN
bit 7 bit 0
Legend:
bit 7 ACKTIM: Acknowledge Time Status bit (I2C mode only)(3)

1 = Indicates the I2C bus is in an Acknowledge sequence, set on 8TH falling edge of SCLx clock
0 = Not an Acknowledge sequence, cleared on 9TH rising edge of SCLx clock
bit 6 PCIE: Stop Condition Interrupt Enable bit (I2C Slave mode only)
1 = Enable interrupt on detection of Stop condition
0 = Stop detection interrupts are disabled(2)
bit 5 SCIE: Start Condition Interrupt Enable bit (I2C Slave mode only)
1 = Enable interrupt on detection of Start or Restart conditions
0 = Start detection interrupts are disabled(2)
bit 4 BOEN: Buffer Overwrite Enable bit
In SPI Slave mode:(1)
1 = SSPxBUF updates every time that a new data byte is shifted in ignoring the BF bit
0 = If new byte is received with BF bit of the SSPxSTAT register already set, SSPOV bit of the
SSPxCON1 register is set, and the buffer is not updated
In I2C Master mode and SPI Master mode:
In I2C Slave mode:
1 = SSPxBUF is updated and ACK is generated for a received address/data byte, ignoring the
state of the SSPOV bit only if the BF bit = 0.
0 = SSPxBUF is only updated when SSPOV is clear
bit 3 SDAHT: SDAx Hold Time Selection bit (I2C mode only)
1 = Minimum of 300 ns hold time on SDAx after the falling edge of SCLx
0 = Minimum of 100 ns hold time on SDAx after the falling edge of SCLx
bit 2 SBCDE: Slave Mode Bus Collision Detect Enable bit (I2C Slave mode only)
If on the rising edge of SCLx, SDAx is sampled low when the module is outputting a high state, the
BCLxIF bit of the PIR2 register is set, and bus goes idle
1 = Enable slave bus collision interrupts
0 = Slave bus collision interrupts are disabled
bit 1 AHEN: Address Hold Enable bit (I2C Slave mode only)
1 = Following the 8th falling edge of SCLx for a matching received address byte; CKP bit of the
SSPxCON1 register will be cleared and the SCLx will be held low.
0 = Address holding is disabled
bit 0 DHEN: Data Hold Enable bit (I2C Slave mode only)
1 = Following the 8th falling edge of SCLx for a received data byte; slave hardware clears the CKP bit
of the SSPxCON1 register and SCLx is held low.
0 = Data holding is disabled
Note 1: For daisy-chained SPI operation; allows the user to ignore all but the last received byte. SSPOV is still set
when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPxBUF.
2: This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.
3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

PIC16(L)F1847
REGISTER 25-5: SSPxMSK: SSPx MASK REGISTER

MSK<7:0>
bit 7 bit 0
Legend:
bit 7-1 MSK<7:1>: Mask bits

1 = The received address bit n is compared to SSPxADD<n> to detect I2C address match
0 = The received address bit n is not used to detect I2C address match
bit 0 MSK<0>: Mask bit for I2C Slave mode, 10-bit Address
I2C Slave mode, 10-bit address (SSPM<3:0> = 0111 or 1111):
1 = The received address bit 0 is compared to SSPxADD<0> to detect I2C address match
0 = The received address bit 0 is not used to detect I2C address match
I2C Slave mode, 7-bit address, the bit is ignored
REGISTER 25-6: SSPxADD: MSSPx ADDRESS AND BAUD RATE REGISTER (I2C MODE)
ADD<7:0>
bit 7 bit 0
Legend:
Master mode:
bit 7-0 ADD<7:0>: Baud Rate Clock Divider bits

SCLx pin clock period = ((ADD<7:0> + 1) *4)/FOSC
10-Bit Slave mode — Most Significant Address byte:
bit 7-3 Not used: Unused for Most Significant Address byte. Bit state of this register is a “don’t care”. Bit pat-
tern sent by master is fixed by I2C specification and must be equal to ‘11110’. However, those bits are
compared by hardware and are not affected by the value in this register.
bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
bit 0 Not used: Unused in this mode. Bit state is a “don’t care”.
10-Bit Slave mode — Least Significant Address byte:
bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

7-Bit Slave mode:
bit 7-1 ADD<7:1>: 7-bit address

bit 0 Not used: Unused in this mode. Bit state is a “don’t care”.

PIC16(L)F1847
26.0 ENHANCED UNIVERSAL The EUSART module includes the following capabilities:
SYNCHRONOUS • Full-duplex asynchronous transmit and receive
ASYNCHRONOUS RECEIVER • Two-character input buffer
TRANSMITTER (EUSART) • One-character output buffer
• Programmable 8-bit or 9-bit character length
The Enhanced Universal Synchronous Asynchronous
• Address detection in 9-bit mode
Receiver Transmitter (EUSART) module is a serial I/O
communications peripheral. It contains all the clock • Input buffer overrun error detection
generators, shift registers and data buffers necessary • Received character framing error detection
to perform an input or output serial data transfer • Half-duplex synchronous master
independent of device program execution. The • Half-duplex synchronous slave
EUSART, also known as a Serial Communications • Programmable clock polarity in synchronous
Interface (SCI), can be configured as a full-duplex modes
asynchronous system or half-duplex synchronous
• Sleep operation
system. Full-Duplex mode is useful for
communications with peripheral systems, such as CRT The EUSART module implements the following
terminals and personal computers. Half-Duplex additional features, making it ideally suited for use in
Synchronous mode is intended for communications Local Interconnect Network (LIN) bus systems:
with peripheral devices, such as A/D or D/A integrated • Automatic detection and calibration of the baud rate
circuits, serial EEPROMs or other microcontrollers.
• Wake-up on Break reception
These devices typically do not have internal clocks for
baud rate generation and require the external clock • 13-bit Break character transmit
signal provided by a master synchronous device. Block diagrams of the EUSART transmitter and
receiver are shown in Figure 26-1 and Figure 26-2.
FIGURE 26-1: EUSART TRANSMIT BLOCK DIAGRAM

Data Bus
TXIE
Interrupt
TXREG Register TXIF
8
MSb LSb TX/CK pin
(8) 0 Pin Buffer
• • • and Control
Transmit Shift Register (TSR)
TXEN
TRMT SPEN
Baud Rate Generator FOSC
÷n
TX9
BRG16 n
+1 Multiplier x4 x16 x64
TX9D
SYNC 1 X 0 0 0
SPBRGH SPBRGL BRGH X 1 1 0 0
BRG16 X 1 0 1 0

PIC16(L)F1847
FIGURE 26-2: EUSART RECEIVE BLOCK DIAGRAM
SPEN CREN OERR RCIDL
RX/DT pin MSb RSR Register LSb

Pin Buffer Data
and Control Recovery
Stop (8) 7 ••• 1 0 START
Baud Rate Generator FOSC RX9

÷n
BRG16
+1 n
Multiplier x4 x16 x64
SYNC 1 X 0 0 0
SPBRGH SPBRGL BRGH FIFO
X 1 1 0 0 FERR RX9D RCREG Register
BRG16 X 1 0 1 0
8
Data Bus
RCIF Interrupt
RCIE
The operation of the EUSART module is controlled

through three registers:
• Transmit Status and Control (TXSTA)
• Receive Status and Control (RCSTA)
• Baud Rate Control (BAUDCON)
These registers are detailed in Register 26-1,
Register 26-2 and Register 26-3, respectively.
When the receiver or transmitter section is not enabled
then the corresponding RX or TX pin may be used for
general purpose input and output.

PIC16(L)F1847
26.1 EUSART Asynchronous Mode 26.1.1.2 Transmitting Data
The EUSART transmits and receives data using the A transmission is initiated by writing a character to the
standard non-return-to-zero (NRZ) format. NRZ is TXREG register. If this is the first character, or the
implemented with two levels: a VOH Mark state which previous character has been completely flushed from
represents a ‘1’ data bit, and a VOL Space state which the TSR, the data in the TXREG is immediately
represents a ‘0’ data bit. NRZ refers to the fact that transferred to the TSR register. If the TSR still contains
consecutively transmitted data bits of the same value all or part of a previous character, the new character
stay at the output level of that bit without returning to a data is held in the TXREG until the Stop bit of the
neutral level between each bit transmission. An NRZ previous character has been transmitted. The pending
transmission port idles in the Mark state. Each character character in the TXREG is then transferred to the TSR
transmission consists of one Start bit followed by eight in one TCY immediately following the Stop bit
or nine data bits and is always terminated by one or transmission. The transmission of the Start bit, data bits
more Stop bits. The Start bit is always a space and the and Stop bit sequence commences immediately
Stop bits are always marks. The most common data following the transfer of the data to the TSR from the
format is eight bits. Each transmitted bit persists for a TXREG.
period of 1/(Baud Rate). An on-chip dedicated
8-bit/16-bit Baud Rate Generator is used to derive 26.1.1.3 Transmit Interrupt Flag
standard baud rate frequencies from the system The TXIF interrupt flag bit of the PIR1 register is set
oscillator. See Table 26-5 for examples of baud rate whenever the EUSART transmitter is enabled and no
configurations. character is being held for transmission in the TXREG.
The EUSART transmits and receives the LSb first. The In other words, the TXIF bit is only clear when the TSR
EUSART’s transmitter and receiver are functionally is busy with a character and a new character has been
independent, but share the same data format and baud queued for transmission in the TXREG. The TXIF flag bit
rate. Parity is not supported by the hardware, but can is not cleared immediately upon writing TXREG. TXIF
be implemented in software and stored as the 9th data becomes valid in the second instruction cycle following
bit. the write execution. Polling TXIF immediately following
the TXREG write will return invalid results. The TXIF bit
26.1.1 EUSART ASYNCHRONOUS is read-only, it cannot be set or cleared by software.
TRANSMITTER The TXIF interrupt can be enabled by setting the TXIE
The EUSART transmitter block diagram is shown in interrupt enable bit of the PIE1 register. However, the
Figure 26-1. The heart of the transmitter is the serial TXIF flag bit will be set whenever the TXREG is empty,
Transmit Shift Register (TSR), which is not directly regardless of the state of TXIE enable bit.
accessible by software. The TSR obtains its data from To use interrupts when transmitting data, set the TXIE
the transmit buffer, which is the TXREG register. bit only when there is more data to send. Clear the
TXIE interrupt enable bit upon writing the last character
26.1.1.1 Enabling the Transmitter of the transmission to the TXREG.
The EUSART transmitter is enabled for asynchronous
operations by configuring the following three control
bits:
• TXEN = 1
• SYNC = 0
• SPEN = 1
All other EUSART control bits are assumed to be in
their default state.
Setting the TXEN bit of the TXSTA register enables the
transmitter circuitry of the EUSART. Clearing the SYNC
bit of the TXSTA register configures the EUSART for
asynchronous operation. Setting the SPEN bit of the
RCSTA register enables the EUSART and automatically
configures the TX/CK I/O pin as an output. If the TX/CK
pin is shared with an analog peripheral, the analog I/O
function must be disabled by clearing the corresponding
ANSEL bit.
Note 1: The TXIF Transmitter Interrupt flag is set
when the TXEN enable bit is set.

PIC16(L)F1847
26.1.1.4 TSR Status 26.1.1.6 Asynchronous Transmission Setup:
The TRMT bit of the TXSTA register indicates the 1. Initialize the SPBRGH, SPBRGL register pair and
status of the TSR register. This is a read-only bit. The the BRGH and BRG16 bits to achieve the desired
TRMT bit is set when the TSR register is empty and is baud rate (see Section 26.3 “EUSART Baud
cleared when a character is transferred to the TSR Rate Generator (BRG)”).
register from the TXREG. The TRMT bit remains clear 2. Enable the asynchronous serial port by clearing
until all bits have been shifted out of the TSR register. the SYNC bit and setting the SPEN bit.
No interrupt logic is tied to this bit, so the user has to 3. If 9-bit transmission is desired, set the TX9
poll this bit to determine the TSR status. control bit. A set 9th data bit will indicate that the
Note: The TSR register is not mapped in data eight Least Significant data bits are an address
memory, so it is not available to the user. when the receiver is set for address detection.
4. Enable the transmission by setting the TXEN
26.1.1.5 Transmitting 9-Bit Characters control bit. This will cause the TXIF interrupt bit
The EUSART supports 9-bit character transmissions. to be set.
When the TX9 bit of the TXSTA register is set, the 5. If interrupts are desired, set the TXIE interrupt
EUSART will shift nine bits out for each character trans- enable bit of the PIE1 register. An interrupt will
mitted. The TX9D bit of the TXSTA register is the 9th, occur immediately provided that the GIE and
and Most Significant, data bit. When transmitting 9-bit PEIE bits of the INTCON register are also set.
data, the TX9D data bit must be written before writing 6. If 9-bit transmission is selected, the 9th bit
the eight Least Significant bits into the TXREG. All nine should be loaded into the TX9D data bit.
bits of data will be transferred to the TSR shift register 7. Load 8-bit data into the TXREG register. This
immediately after the TXREG is written. will start the transmission.
A special 9-bit Address mode is available for use with
multiple receivers. See Section 26.1.2.7 “Address
Detection” for more information on the address mode.
FIGURE 26-3: ASYNCHRONOUS TRANSMISSION
Write to TXREG
Word 1
BRG Output
(Shift Clock)
TX/CK
pin Start bit bit 0 bit 1 bit 7/8 Stop bit
Word 1
TXIF bit
(Transmit Buffer 1 TCY
Reg. Empty Flag)
Word 1
TRMT bit Transmit Shift Reg.
(Transmit Shift
Reg. Empty Flag)

PIC16(L)F1847
FIGURE 26-4: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)
Write to TXREG
Word 1 Word 2
BRG Output
(Shift Clock)
TX/CK
pin Start bit bit 0 bit 1 bit 7/8 Stop bit Start bit bit 0
TXIF bit 1 TCY Word 1 Word 2
(Transmit Buffer
Reg. Empty Flag) 1 TCY
TRMT bit Word 1 Word 2

(Transmit Shift Transmit Shift Reg. Transmit Shift Reg.
Reg. Empty Flag)
Note: This timing diagram shows two consecutive transmissions.
TABLE 26-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Register on
Page
APFCON1 — — — — — — — TXCKSEL 112
BAUDCON ABDOVF RCIDL — SCKP BRG16 — WUE ABDEN 283
RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 282
SPBRGL BRG<7:0> 284*
SPBRGH BRG<15:8> 284*
TXREG EUSART Transmit Data Register 274*
TXSTA CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D 281
Legend: — = unimplemented location, read as ‘0’. Shaded cells are not used for Asynchronous Transmission.

PIC16(L)F1847
26.1.2 EUSART ASYNCHRONOUS 26.1.2.2 Receiving Data
RECEIVER The receiver data recovery circuit initiates character
The Asynchronous mode is typically used in RS-232 reception on the falling edge of the first bit. The first bit,
systems. The receiver block diagram is shown in also known as the Start bit, is always a zero. The data
Figure 26-2. The data is received on the RX/DT pin and recovery circuit counts one-half bit time to the center of
drives the data recovery block. The data recovery block the Start bit and verifies that the bit is still a zero. If it is
is actually a high-speed shifter operating at 16 times not a zero then the data recovery circuit aborts
the baud rate, whereas the serial Receive Shift character reception, without generating an error, and
Register (RSR) operates at the bit rate. When all eight resumes looking for the falling edge of the Start bit. If
or nine bits of the character have been shifted in, they the Start bit zero verification succeeds then the data
are immediately transferred to a two character recovery circuit counts a full bit time to the center of the
First-In-First-Out (FIFO) memory. The FIFO buffering next bit. The bit is then sampled by a majority detect
allows reception of two complete characters and the circuit and the resulting ‘0’ or ‘1’ is shifted into the RSR.
start of a third character before software must start This repeats until all data bits have been sampled and
servicing the EUSART receiver. The FIFO and RSR shifted into the RSR. One final bit time is measured and
registers are not directly accessible by software. the level sampled. This is the Stop bit, which is always
Access to the received data is via the RCREG register. a ‘1’. If the data recovery circuit samples a ‘0’ in the
Stop bit position then a framing error is set for this
26.1.2.1 Enabling the Receiver character, otherwise the framing error is cleared for this
The EUSART receiver is enabled for asynchronous character. See Section 26.1.2.4 “Receive Framing
operation by configuring the following three control bits: Error” for more information on framing errors.
• CREN = 1 Immediately after all data bits and the Stop bit have
been received, the character in the RSR is transferred
• SYNC = 0
to the EUSART receive FIFO and the RCIF interrupt
• SPEN = 1 flag bit of the PIR1 register is set. The top character in
All other EUSART control bits are assumed to be in the FIFO is transferred out of the FIFO by reading the
their default state. RCREG register.
Setting the CREN bit of the RCSTA register enables the Note: If the receive FIFO is overrun, no additional
receiver circuitry of the EUSART. Clearing the SYNC bit characters will be received until the overrun
of the TXSTA register configures the EUSART for condition is cleared. See Section 26.1.2.5
asynchronous operation. Setting the SPEN bit of the “Receive Overrun Error” for more
RCSTA register enables the EUSART. The programmer information on overrun errors.
must set the corresponding TRIS bit to configure the
RX/DT I/O pin as an input. 26.1.2.3 Receive Interrupts
Note 1: If the RX/DT function is on an analog pin, The RCIF interrupt flag bit of the PIR1 register is set
the corresponding ANSEL bit must be whenever the EUSART receiver is enabled and there is
cleared for the receiver to function. an unread character in the receive FIFO. The RCIF
interrupt flag bit is read-only, it cannot be set or cleared
by software.
RCIF interrupts are enabled by setting all of the
following bits:
• RCIE interrupt enable bit of the PIE1 register
• PEIE peripheral interrupt enable bit of the
INTCON register
• GIE, Global Interrupt Enable bit of the INTCON
register
The RCIF interrupt flag bit will be set when there is an
unread character in the FIFO, regardless of the state of
interrupt enable bits.

PIC16(L)F1847
26.1.2.4 Receive Framing Error 26.1.2.7 Address Detection
Each character in the receive FIFO buffer has a A special Address Detection mode is available for use
corresponding framing error Status bit. A framing error when multiple receivers share the same transmission
indicates that a Stop bit was not seen at the expected line, such as in RS-485 systems. Address detection is
time. The framing error status is accessed via the enabled by setting the ADDEN bit of the RCSTA
FERR bit of the RCSTA register. The FERR bit register.
represents the status of the top unread character in the Address detection requires 9-bit character reception.
receive FIFO. Therefore, the FERR bit must be read When address detection is enabled, only characters
before reading the RCREG. with the 9th data bit set will be transferred to the receive
The FERR bit is read-only and only applies to the top FIFO buffer, thereby setting the RCIF interrupt bit. All
unread character in the receive FIFO. A framing error other characters will be ignored.
(FERR = 1) does not preclude reception of additional Upon receiving an address character, user software
characters. It is not necessary to clear the FERR bit. determines if the address matches its own. Upon
Reading the next character from the FIFO buffer will address match, user software must disable address
advance the FIFO to the next character and the next detection by clearing the ADDEN bit before the next
corresponding framing error. Stop bit occurs. When user software detects the end of
The FERR bit can be forced clear by clearing the SPEN the message, determined by the message protocol
bit of the RCSTA register which resets the EUSART. used, software places the receiver back into the
Clearing the CREN bit of the RCSTA register does not Address Detection mode by setting the ADDEN bit.
affect the FERR bit. A framing error by itself does not
generate an interrupt.
Note: If all receive characters in the receive
FIFO have framing errors, repeated reads
of the RCREG will not clear the FERR bit.
26.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An
overrun error will be generated if a third character, in its
entirety, is received before the FIFO is accessed. When
this happens the OERR bit of the RCSTA register is set.
The characters already in the FIFO buffer can be read
but no additional characters will be received until the
error is cleared. The error must be cleared by either
clearing the CREN bit of the RCSTA register or by
resetting the EUSART by clearing the SPEN bit of the
RCSTA register.
26.1.2.6 Receiving 9-Bit Characters

The EUSART supports 9-bit character reception. When
the RX9 bit of the RCSTA register is set the EUSART
will shift nine bits into the RSR for each character
received. The RX9D bit of the RCSTA register is the 9th
and Most Significant data bit of the top unread charac-
ter in the receive FIFO. When reading 9-bit data from
the receive FIFO buffer, the RX9D data bit must be
read before reading the eight Least Significant bits from
the RCREG.

PIC16(L)F1847
26.1.2.8 Asynchronous Reception Setup: 26.1.2.9 9-bit Address Detection Mode Setup
1. Initialize the SPBRGH, SPBRGL register pair This mode would typically be used in RS-485 systems.
and the BRGH and BRG16 bits to achieve the To set up an Asynchronous Reception with Address
desired baud rate (see Section 26.3 “EUSART Detect Enable:
Baud Rate Generator (BRG)”). 1. Initialize the SPBRGH, SPBRGL register pair
2. Clear the ANSEL bit for the RX pin (if applicable). and the BRGH and BRG16 bits to achieve the
3. Enable the serial port by setting the SPEN bit. desired baud rate (see Section 26.3 “EUSART
The SYNC bit must be clear for asynchronous Baud Rate Generator (BRG)”).
operation. 2. Clear the ANSEL bit for the RX pin (if applicable).
4. If interrupts are desired, set the RCIE bit of the 3. Enable the serial port by setting the SPEN bit.
PIE1 register and the GIE and PEIE bits of the The SYNC bit must be clear for asynchronous
INTCON register. operation.
5. If 9-bit reception is desired, set the RX9 bit. 4. If interrupts are desired, set the RCIE bit of the
6. Enable reception by setting the CREN bit. PIE1 register and the GIE and PEIE bits of the
7. The RCIF interrupt flag bit will be set when a INTCON register.
character is transferred from the RSR to the 5. Enable 9-bit reception by setting the RX9 bit.
receive buffer. An interrupt will be generated if 6. Enable address detection by setting the ADDEN
the RCIE interrupt enable bit was also set. bit.
8. Read the RCSTA register to get the error flags 7. Enable reception by setting the CREN bit.
and, if 9-bit data reception is enabled, the 9th 8. The RCIF interrupt flag bit will be set when a
data bit. character with the 9th bit set is transferred from
9. Get the received eight Least Significant data bits the RSR to the receive buffer. An interrupt will be
from the receive buffer by reading the RCREG generated if the RCIE interrupt enable bit was
register. also set.
10. If an overrun occurred, clear the OERR flag by 9. Read the RCSTA register to get the error flags.
clearing the CREN receiver enable bit. The 9th data bit will always be set.
10. Get the received eight Least Significant data bits
from the receive buffer by reading the RCREG
register. Software determines if this is the
device’s address.
11. If an overrun occurred, clear the OERR flag by
clearing the CREN receiver enable bit.
12. If the device has been addressed, clear the
ADDEN bit to allow all received data into the
receive buffer and generate interrupts.
FIGURE 26-5: ASYNCHRONOUS RECEPTION

Start Start Start
RX/DT pin bit bit 0 bit 1 bit 7/8 Stop bit bit 0 bit 7/8 Stop bit bit 7/8 Stop
bit bit bit
Rcv Shift
Reg
Rcv Buffer Reg.
Word 1 Word 2
RCREG RCREG
RCIDL
Read Rcv
Buffer Reg.
RCREG
RCIF
(Interrupt Flag)
OERR bit
CREN
Note: This timing diagram shows three words appearing on the RX input. The RCREG (receive buffer) is read after the third word,
causing the OERR (overrun) bit to be set.

PIC16(L)F1847
TABLE 26-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION
Register
on Page
APFCON1 — — — — — — — TXCKSEL 112
RCREG EUSART Receive Data Register 277*
Legend: — = unimplemented location, read as ‘0’. Shaded cells are not used for Asynchronous Reception.

PIC16(L)F1847
26.2 Clock Accuracy with The first (preferred) method uses the OSCTUNE
Asynchronous Operation register to adjust the INTOSC output. Adjusting the
value in the OSCTUNE register allows for fine resolution
The factory calibrates the internal oscillator block out- changes to the system clock source. See Section 5.2.2
put (INTOSC). However, the INTOSC frequency may “Internal Clock Sources” for more information.
drift as VDD or temperature changes, and this directly
The other method adjusts the value in the Baud Rate
affects the asynchronous baud rate. Two methods may
Generator. This can be done automatically with the
be used to adjust the baud rate clock, but both require
Auto-Baud Detect feature (see Section 26.3.1
a reference clock source of some kind.
“Auto-Baud Detect”). There may not be fine enough
resolution when adjusting the Baud Rate Generator to
compensate for a gradual change in the peripheral
clock frequency.
REGISTER 26-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R-1/1 R/W-0/0
CSRC TX9 TXEN(1) SYNC SENDB BRGH TRMT TX9D
bit 7 bit 0
Legend:
bit 7 CSRC: Clock Source Select bit

Asynchronous mode:
Don’t care
Synchronous mode:
1 = Master mode (clock generated internally from BRG)
0 = Slave mode (clock from external source)
bit 6 TX9: 9-bit Transmit Enable bit
1 = Selects 9-bit transmission
0 = Selects 8-bit transmission
bit 5 TXEN: Transmit Enable bit(1)
1 = Transmit enabled
0 = Transmit disabled
bit 4 SYNC: EUSART Mode Select bit
1 = Synchronous mode
0 = Asynchronous mode
bit 3 SENDB: Send Break Character bit
Asynchronous mode:
1 = Send Sync Break on next transmission (cleared by hardware upon completion)
0 = Sync Break transmission completed
Synchronous mode:
Don’t care
bit 2 BRGH: High Baud Rate Select bit
Asynchronous mode:
1 = High speed
0 = Low speed
Synchronous mode:
Unused in this mode
bit 1 TRMT: Transmit Shift Register Status bit
1 = TSR empty
0 = TSR full
bit 0 TX9D: Ninth bit of Transmit Data
Can be address/data bit or a parity bit.
Note 1: SREN/CREN overrides TXEN in Sync mode.

PIC16(L)F1847
REGISTER 26-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R-0/0 R-0/0 R-x/x
(1) (1)
SPEN RX9 SREN CREN ADDEN FERR OERR RX9D
bit 7 bit 0
Legend:
bit 7 SPEN: Serial Port Enable bit

1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)
0 = Serial port disabled (held in Reset)
bit 6 RX9: 9-bit Receive Enable bit
1 = Selects 9-bit reception
0 = Selects 8-bit reception
bit 5 SREN: Single Receive Enable bit
Asynchronous mode:
Don’t care
Synchronous mode – Master:
1 = Enables single receive
0 = Disables single receive
This bit is cleared after reception is complete.
Synchronous mode – Slave
Don’t care
bit 4 CREN: Continuous Receive Enable bit
Asynchronous mode:
1 = Enables receiver
0 = Disables receiver
Synchronous mode:
1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)
0 = Disables continuous receive
bit 3 ADDEN: Address Detect Enable bit
Asynchronous mode 9-bit (RX9 = 1):
1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set
0 = Disables address detection, all bytes are received and 9th bit can be used as parity bit
Asynchronous mode 8-bit (RX9 = 0):
Don’t care
bit 2 FERR: Framing Error bit
1 = Framing error (can be updated by reading RCREG register and receive next valid byte)
0 = No framing error
bit 1 OERR: Overrun Error bit
1 = Overrun error (can be cleared by clearing bit CREN)
0 = No overrun error
bit 0 RX9D: Ninth bit of Received Data
This can be address/data bit or a parity bit and must be calculated by user firmware.
Note 1: SREN/CREN overrides TXEN in Sync mode.

PIC16(L)F1847
REGISTER 26-3: BAUDCON: BAUD RATE CONTROL REGISTER

R-0/0 R-1/1 U-0 R/W-0/0 R/W-0/0 U-0 R/W-0/0 R/W-0/0
ABDOVF RCIDL — SCKP BRG16 — WUE ABDEN
bit 7 bit 0
Legend:
bit 7 ABDOVF: Auto-Baud Detect Overflow bit

Asynchronous mode:
1 = Auto-baud timer overflowed
0 = Auto-baud timer did not overflow
Synchronous mode:
Don’t care
bit 6 RCIDL: Receive Idle Flag bit
Asynchronous mode:
1 = Receiver is Idle
0 = Start bit has been received and the receiver is receiving
Synchronous mode:
Don’t care
bit 4 SCKP: Synchronous Clock Polarity Select bit
Asynchronous mode:
1 = Transmit inverted data to the TX/CK pin
0 = Transmit non-inverted data to the TX/CK pin
Synchronous mode:
1 = Data is clocked on rising edge of the clock
0 = Data is clocked on falling edge of the clock
bit 3 BRG16: 16-bit Baud Rate Generator bit
1 = 16-bit Baud Rate Generator is used
0 = 8-bit Baud Rate Generator is used
bit 1 WUE: Wake-up Enable bit
Asynchronous mode:
1 = Receiver is waiting for a falling edge. No character will be received, byte RCIF will be set. WUE
will automatically clear after RCIF is set.
0 = Receiver is operating normally
Synchronous mode:
Don’t care
bit 0 ABDEN: Auto-Baud Detect Enable bit
Asynchronous mode:
1 = Auto-Baud Detect mode is enabled (clears when auto-baud is complete)
0 = Auto-Baud Detect mode is disabled
Synchronous mode:
Don’t care

PIC16(L)F1847
26.3 EUSART Baud Rate Generator EXAMPLE 26-1: CALCULATING BAUD
(BRG) RATE ERROR
The Baud Rate Generator (BRG) is an 8-bit or 16-bit For a device with FOSC of 16 MHz, desired baud rate
timer that is dedicated to the support of both the of 9600, Asynchronous mode, 8-bit BRG:
asynchronous and synchronous EUSART operation. F OS C
Desired Baud Rate = ------------------------------------------------------------------------
By default, the BRG operates in 8-bit mode. Setting the 64  [SPBRGH:SPBRGL] + 1 
BRG16 bit of the BAUDCON register selects 16-bit Solving for SPBRGH:SPBRGL:
mode.
FOSC
The SPBRGH, SPBRGL register pair determines the ---------------------------------------------
Desired Baud Rate
period of the free running baud rate timer. In X = --------------------------------------------- – 1
64
Asynchronous mode the multiplier of the baud rate
16000000
period is determined by both the BRGH bit of the TXSTA ------------------------
9600
register and the BRG16 bit of the BAUDCON register. In = ------------------------ – 1
64
Synchronous mode, the BRGH bit is ignored.
=  25.042  = 25
Table 26-3 contains the formulas for determining the
baud rate. Example 26-1 provides a sample calculation 16000000
Calculated Baud Rate = ---------------------------
for determining the baud rate and baud rate error. 64  25 + 1 
Typical baud rates and error values for various = 9615

asynchronous modes have been computed for your
convenience and are shown in Table 26-3. It may be Calc. Baud Rate – Desired Baud Rate
Error = --------------------------------------------------------------------------------------------
advantageous to use the high baud rate (BRGH = 1), Desired Baud Rate
or the 16-bit BRG (BRG16 = 1) to reduce the baud rate
 9615 – 9600 
error. The 16-bit BRG mode is used to achieve slow = ---------------------------------- = 0.16%
9600
baud rates for fast oscillator frequencies.
Writing a new value to the SPBRGH, SPBRGL register
pair causes the BRG timer to be reset (or cleared). This
ensures that the BRG does not wait for a timer overflow
before outputting the new baud rate.
If the system clock is changed during an active receive
operation, a receive error or data loss may result. To
avoid this problem, check the status of the RCIDL bit to
make sure that the receive operation is Idle before
changing the system clock.

PIC16(L)F1847
TABLE 26-3: BAUD RATE FORMULAS
Configuration Bits
BRG/EUSART Mode Baud Rate Formula
SYNC BRG16 BRGH
0 0 0 8-bit/Asynchronous FOSC/[64 (n+1)]

0 0 1 8-bit/Asynchronous
FOSC/[16 (n+1)]
1 0 x 8-bit/Synchronous FOSC/[4 (n+1)]
1 1 x 16-bit/Synchronous
Legend: x = Don’t care, n = value of SPBRGH, SPBRGL register pair
TABLE 26-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR
Register
on Page
Legend: — = unimplemented location, read as ‘0’. Shaded cells are not used for the Baud Rate Generator.

PIC16(L)F1847
TABLE 26-5: BAUD RATES FOR ASYNCHRONOUS MODES

SYNC = 0, BRGH = 0, BRG16 = 0
FOSC = 32.000 MHz FOSC = 20.000 MHz FOSC = 18.432 MHz FOSC = 11.0592 MHz
BAUD
RATE SPBRG SPBRG SPBRG SPBRG
Actual % Actual % Actual % Actual %
value value value value
Rate Error Rate Error Rate Error Rate Error
(decimal) (decimal) (decimal) (decimal)
300 — — — — — — — — — — — —
1200 — — — 1221 1.73 255 1200 0.00 239 1200 0.00 143
2400 2404 0.16 207 2404 0.16 129 2400 0.00 119 2400 0.00 71
9600 9615 0.16 51 9470 -1.36 32 9600 0.00 29 9600 0.00 17
10417 10417 0.00 47 10417 0.00 29 10286 -1.26 27 10165 -2.42 16
19.2k 19.23k 0.16 25 19.53k 1.73 15 19.20k 0.00 14 19.20k 0.00 8
57.6k 55.55k -3.55 3 — — — 57.60k 0.00 7 57.60k 0.00 2
115.2k — — — — — — — — — — — —
SYNC = 0, BRGH = 0, BRG16 = 0

FOSC = 8.000 MHz FOSC = 4.000 MHz FOSC = 3.6864 MHz FOSC = 1.000 MHz
BAUD
300 — — — 300 0.16 207 300 0.00 191 300 0.16 51
1200 1202 0.16 103 1202 0.16 51 1200 0.00 47 1202 0.16 12
2400 2404 0.16 51 2404 0.16 25 2400 0.00 23 — — —
9600 9615 0.16 12 — — — 9600 0.00 5 — — —
10417 10417 0.00 11 10417 0.00 5 — — — — — —
19.2k — — — — — — 19.20k 0.00 2 — — —
57.6k — — — — — — 57.60k 0.00 0 — — —
115.2k — — — — — — — — — — — —
SYNC = 0, BRGH = 1, BRG16 = 0
BAUD FOSC = 32.000 MHz FOSC = 20.000 MHz FOSC = 18.432 MHz FOSC = 11.0592 MHz
300 — — — — — — — — — — — —
1200 — — — — — — — — — — — —
2400 — — — — — — — — — — — —
9600 9615 0.16 207 9615 0.16 129 9600 0.00 119 9600 0.00 71
10417 10417 0.00 191 10417 0.00 119 10378 -0.37 110 10473 0.53 65
19.2k 19.23k 0.16 103 19.23k 0.16 64 19.20k 0.00 59 19.20k 0.00 35
57.6k 57.14k -0.79 34 56.82k -1.36 21 57.60k 0.00 19 57.60k 0.00 11
115.2k 117.64k 2.12 16 113.64k -1.36 10 115.2k 0.00 9 115.2k 0.00 5

PIC16(L)F1847
TABLE 26-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)
SYNC = 0, BRGH = 1, BRG16 = 0
300 — — — — — — — — — 300 0.16 207
1200 — — — 1202 0.16 207 1200 0.00 191 1202 0.16 51
2400 2404 0.16 207 2404 0.16 103 2400 0.00 95 2404 0.16 25
9600 9615 0.16 51 9615 0.16 25 9600 0.00 23 — — —
10417 10417 0.00 47 10417 0.00 23 10473 0.53 21 10417 0.00 5
19.2k 19231 0.16 25 19.23k 0.16 12 19.2k 0.00 11 — — —
57.6k 55556 -3.55 8 — — — 57.60k 0.00 3 — — —
115.2k — — — — — — 115.2k 0.00 1 — — —
SYNC = 0, BRGH = 0, BRG16 = 1
300 300.0 0.00 6666 300.0 -0.01 4166 300.0 0.00 3839 300.0 0.00 2303
1200 1200 -0.02 3332 1200 -0.03 1041 1200 0.00 959 1200 0.00 575
2400 2401 -0.04 832 2399 -0.03 520 2400 0.00 479 2400 0.00 287
9600 9615 0.16 207 9615 0.16 129 9600 0.00 119 9600 0.00 71
10417 10417 0.00 191 10417 0.00 119 10378 -0.37 110 10473 0.53 65
19.2k 19.23k 0.16 103 19.23k 0.16 64 19.20k 0.00 59 19.20k 0.00 35
57.6k 57.14k -0.79 34 56.818 -1.36 21 57.60k 0.00 19 57.60k 0.00 11
115.2k 117.6k 2.12 16 113.636 -1.36 10 115.2k 0.00 9 115.2k 0.00 5
SYNC = 0, BRGH = 0, BRG16 = 1
300 299.9 -0.02 1666 300.1 0.04 832 300.0 0.00 767 300.5 0.16 207
1200 1199 -0.08 416 1202 0.16 207 1200 0.00 191 1202 0.16 51
2400 2404 0.16 207 2404 0.16 103 2400 0.00 95 2404 0.16 25
9600 9615 0.16 51 9615 0.16 25 9600 0.00 23 — — —
10417 10417 0.00 47 10417 0.00 23 10473 0.53 21 10417 0.00 5
19.2k 19.23k 0.16 25 19.23k 0.16 12 19.20k 0.00 11 — — —
57.6k 55556 -3.55 8 — — — 57.60k 0.00 3 — — —
115.2k — — — — — — 115.2k 0.00 1 — — —

PIC16(L)F1847
TABLE 26-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)
SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1
300 300.0 0.00 26666 300.0 0.00 16665 300.0 0.00 15359 300.0 0.00 9215
1200 1200 0.00 6666 1200 -0.01 4166 1200 0.00 3839 1200 0.00 2303
2400 2400 0.01 3332 2400 0.02 2082 2400 0.00 1919 2400 0.00 1151
9600 9604 0.04 832 9597 -0.03 520 9600 0.00 479 9600 0.00 287
10417 10417 0.00 767 10417 0.00 479 10425 0.08 441 10433 0.16 264
19.2k 19.18k -0.08 416 19.23k 0.16 259 19.20k 0.00 239 19.20k 0.00 143
57.6k 57.55k -0.08 138 57.47k -0.22 86 57.60k 0.00 79 57.60k 0.00 47
115.2k 115.9k 0.64 68 116.3k 0.94 42 115.2k 0.00 39 115.2k 0.00 23
SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1
300 300.0 0.00 6666 300.0 0.01 3332 300.0 0.00 3071 300.1 0.04 832
1200 1200 -0.02 1666 1200 0.04 832 1200 0.00 767 1202 0.16 207
2400 2401 0.04 832 2398 0.08 416 2400 0.00 383 2404 0.16 103
9600 9615 0.16 207 9615 0.16 103 9600 0.00 95 9615 0.16 25
10417 10417 0 191 10417 0.00 95 10473 0.53 87 10417 0.00 23
19.2k 19.23k 0.16 103 19.23k 0.16 51 19.20k 0.00 47 19.23k 0.16 12
57.6k 57.14k -0.79 34 58.82k 2.12 16 57.60k 0.00 15 — — —
115.2k 117.6k 2.12 16 111.1k -3.55 8 115.2k 0.00 7 — — —

PIC16(L)F1847
26.3.1 AUTO-BAUD DETECT and SPBRGL registers are clocked at 1/8th the BRG
base clock rate. The resulting byte measurement is the
The EUSART module supports automatic detection
average bit time when clocked at full speed.
and calibration of the baud rate.
Note 1: If the WUE bit is set with the ABDEN bit,
In the Auto-Baud Detect (ABD) mode, the clock to the
auto-baud detection will occur on the byte
BRG is reversed. Rather than the BRG clocking the
following the Break character (see
incoming RX signal, the RX signal is timing the BRG.
Section 26.3.3 “Auto-Wake-up on
The Baud Rate Generator is used to time the period of
Break”).
a received 55h (ASCII “U”) which is the Sync character
for the LIN bus. The unique feature of this character is 2: It is up to the user to determine that the
that it has five rising edges including the Stop bit edge. incoming character baud rate is within the
range of the selected BRG clock source.
Setting the ABDEN bit of the BAUDCON register starts
Some combinations of oscillator frequency
the auto-baud calibration sequence (Figure 26-6).
and EUSART baud rates are not possible.
While the ABD sequence takes place, the EUSART
state machine is held in Idle. On the first rising edge of 3: During the auto-baud process, the
the receive line, after the Start bit, the SPBRG begins auto-baud counter starts counting at 1.
counting up using the BRG counter clock as shown in Upon completion of the auto-baud
Table 26-6. The fifth rising edge will occur on the RX pin sequence, to achieve maximum accuracy,
at the end of the 8th bit period. At that time, an subtract 1 from the SPBRGH:SPBRGL
accumulated value totaling the proper BRG period is register pair.
left in the SPBRGH, SPBRGL register pair, the ABDEN
bit is automatically cleared and the RCIF interrupt flag TABLE 26-6: BRG COUNTER CLOCK RATES
is set. The value in the RCREG needs to be read to
BRG Base BRG ABD
clear the RCIF interrupt. RCREG content should be BRG16 BRGH
Clock Clock
discarded. When calibrating for modes that do not use
the SPBRGH register the user can verify that the 0 0 FOSC/64 FOSC/512
SPBRGL register did not overflow by checking for 00h
in the SPBRGH register. 0 1 FOSC/16 FOSC/128
The BRG auto-baud clock is determined by the BRG16 1 0 FOSC/16 FOSC/128

and BRGH bits as shown in Table 26-6. During ABD, 1 1 FOSC/4 FOSC/32
both the SPBRGH and SPBRGL registers are used as Note: During the ABD sequence, SPBRGL and
a 16-bit counter, independent of the BRG16 bit setting. SPBRGH registers are both used as a 16-bit
While calibrating the baud rate period, the SPBRGH counter, independent of BRG16 setting.
FIGURE 26-6: AUTOMATIC BAUD RATE CALIBRATION
BRG Value XXXXh 0000h 001Ch

Edge #1 Edge #2 Edge #3 Edge #4 Edge #5
RX pin Start bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 Stop bit
BRG Clock
Set by User Auto Cleared

ABDEN bit
RCIDL
RCIF bit
(Interrupt)
Read
RCREG
SPBRGL XXh 1Ch
SPBRGH XXh 00h
Note 1: The ABD sequence requires the EUSART module to be configured in Asynchronous mode.

PIC16(L)F1847
26.3.2 AUTO-BAUD OVERFLOW 26.3.3.1 Special Considerations
During the course of automatic baud detection, the Break Character
ABDOVF bit of the BAUDCON register will be set if the To avoid character errors or character fragments during
baud rate counter overflows before the fifth rising edge a wake-up event, the wake-up character must be all
is detected on the RX pin. The ABDOVF bit indicates zeros.
that the counter has exceeded the maximum count that
can fit in the 16 bits of the SPBRGH:SPBRGL register When the wake-up is enabled the function works
pair. After the ABDOVF has been set, the counter con- independent of the low time on the data stream. If the
tinues to count until the fifth rising edge is detected on WUE bit is set and a valid non-zero character is
the RX pin. Upon detecting the fifth RX edge, the hard- received, the low time from the Start bit to the first rising
ware will set the RCIF interrupt flag and clear the edge will be interpreted as the wake-up event. The
ABDEN bit of the BAUDCON register. The RCIF flag remaining bits in the character will be received as a
can be subsequently cleared by reading the RCREG fragmented character and subsequent characters can
register. The ABDOVF flag of the BAUDCON register result in framing or overrun errors.
can be cleared by software directly. Therefore, the initial character in the transmission must
To terminate the auto-baud process before the RCIF be all ‘0’s. This must be ten or more bit times, 13-bit
flag is set, clear the ABDEN bit then clear the ABDOVF times recommended for LIN bus, or any number of bit
bit of the BAUDCON register. The ABDOVF bit will times for standard RS-232 devices.
remain set if the ABDEN bit is not cleared first. Oscillator Start-up Time
Oscillator start-up time must be considered, especially
26.3.3 AUTO-WAKE-UP ON BREAK
in applications using oscillators with longer start-up
During Sleep mode, all clocks to the EUSART are intervals (i.e., LP, XT or HS/PLL mode). The Sync
suspended. Because of this, the Baud Rate Generator Break (or wake-up signal) character must be of
is inactive and a proper character reception cannot be sufficient length, and be followed by a sufficient
performed. The Auto-Wake-up feature allows the interval, to allow enough time for the selected oscillator
controller to wake-up due to activity on the RX/DT line. to start and provide proper initialization of the EUSART.
This feature is available only in Asynchronous mode.
WUE Bit
The Auto-Wake-up feature is enabled by setting the
The wake-up event causes a receive interrupt by
WUE bit of the BAUDCON register. Once set, the normal
setting the RCIF bit. The WUE bit is cleared in
receive sequence on RX/DT is disabled, and the
hardware by a rising edge on RX/DT. The interrupt
EUSART remains in an Idle state, monitoring for a
condition is then cleared in software by reading the
wake-up event independent of the CPU mode. A
RCREG register and discarding its contents.
wake-up event consists of a high-to-low transition on the
RX/DT line. (This coincides with the start of a Sync Break To ensure that no actual data is lost, check the RCIDL
or a wake-up signal character for the LIN protocol.) bit to verify that a receive operation is not in process
before setting the WUE bit. If a receive operation is not
The EUSART module generates an RCIF interrupt
occurring, the WUE bit may then be set just prior to
coincident with the wake-up event. The interrupt is
entering the Sleep mode.
generated synchronously to the Q clocks in normal CPU
operating modes (Figure 26-7), and asynchronously if
the device is in Sleep mode (Figure 26-8). The interrupt
condition is cleared by reading the RCREG register.
The WUE bit is automatically cleared by the low-to-high
transition on the RX line at the end of the Break. This
signals to the user that the Break event is over. At this
point, the EUSART module is in Idle mode waiting to
receive the next character.

PIC16(L)F1847
FIGURE 26-7: AUTO-WAKE-UP BIT (WUE) TIMING DURING NORMAL OPERATION
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
OSC1
Bit set by user Auto Cleared
WUE bit
RX/DT Line
RCIF
Cleared due to User Read of RCREG
Note 1: The EUSART remains in Idle while the WUE bit is set.
FIGURE 26-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP
Q1Q2 Q3 Q4 Q1Q2 Q3 Q4 Q1Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1Q2 Q3 Q4

OSC1
Bit Set by User Auto Cleared
WUE bit
RX/DT Line Note 1
RCIF
Cleared due to User Read of RCREG
Sleep Command Executed Sleep Ends
Note 1: If the wake-up event requires long oscillator warm-up time, the automatic clearing of the WUE bit can occur while the stposc signal is
still active. This sequence should not depend on the presence of Q clocks.
2: The EUSART remains in Idle while the WUE bit is set.

PIC16(L)F1847
26.3.4 BREAK CHARACTER SEQUENCE 26.3.5 RECEIVING A BREAK CHARACTER
The EUSART module has the capability of sending the The Enhanced EUSART module can receive a Break
special Break character sequences that are required by character in two ways.
the LIN bus standard. A Break character consists of a The first method to detect a Break character uses the
Start bit, followed by 12 ‘0’ bits and a Stop bit. FERR bit of the RCSTA register and the Received data
To send a Break character, set the SENDB and TXEN as indicated by RCREG. The Baud Rate Generator is
bits of the TXSTA register. The Break character trans- assumed to have been initialized to the expected baud
mission is then initiated by a write to the TXREG. The rate.
value of data written to TXREG will be ignored and all A Break character has been received when;
‘0’s will be transmitted.
• RCIF bit is set
The SENDB bit is automatically reset by hardware after
• FERR bit is set
the corresponding Stop bit is sent. This allows the user
to preload the transmit FIFO with the next transmit byte • RCREG = 00h
following the Break character (typically, the Sync The second method uses the Auto-Wake-up feature
character in the LIN specification). described in Section 26.3.3 “Auto-Wake-up on
The TRMT bit of the TXSTA register indicates when the Break”. By enabling this feature, the EUSART will
transmit operation is active or Idle, just as it does during sample the next two transitions on RX/DT, cause an
normal transmission. See Figure 26-9 for the timing of RCIF interrupt, and receive the next data byte followed
the Break character sequence. by another interrupt.
Note that following a Break character, the user will
26.3.4.1 Break and Sync Transmit Sequence typically want to enable the Auto-Baud Detect feature.
The following sequence will start a message frame For both methods, the user can set the ABDEN bit of
header made up of a Break, followed by an auto-baud the BAUDCON register before placing the EUSART in
Sync byte. This sequence is typical of a LIN bus Sleep mode.
master.
1. Configure the EUSART for the desired mode.
2. Set the TXEN and SENDB bits to enable the
Break sequence.
3. Load the TXREG with a dummy character to
initiate transmission (the value is ignored).
4. Write ‘55h’ to TXREG to load the Sync character
into the transmit FIFO buffer.
5. After the Break has been sent, the SENDB bit is
reset by hardware and the Sync character is
then transmitted.
When the TXREG becomes empty, as indicated by the
TXIF, the next data byte can be written to TXREG.
FIGURE 26-9: SEND BREAK CHARACTER SEQUENCE
Write to TXREG
Dummy Write
BRG Output
(Shift Clock)
TX (pin) Start bit bit 0 bit 1 bit 11 Stop bit
Break
TXIF bit
(Transmit
Interrupt Flag)
TRMT bit
(Transmit Shift
Empty Flag)
SENDB Sampled Here Auto Cleared
SENDB
(send Break
control bit)

PIC16(L)F1847
26.4 EUSART Synchronous Mode 26.4.1.2 Clock Polarity
Synchronous serial communications are typically used A clock polarity option is provided for Microwire
in systems with a single master and one or more compatibility. Clock polarity is selected with the SCKP
slaves. The master device contains the necessary bit of the BAUDCON register. Setting the SCKP bit sets
circuitry for baud rate generation and supplies the clock the clock Idle state as high. When the SCKP bit is set,
for all devices in the system. Slave devices can take the data changes on the falling edge of each clock.
advantage of the master clock by eliminating the Clearing the SCKP bit sets the Idle state as low. When
internal clock generation circuitry. the SCKP bit is cleared, the data changes on the rising
edge of each clock.
There are two signal lines in Synchronous mode: a
bidirectional data line and a clock line. Slaves use the 26.4.1.3 Synchronous Master Transmission
external clock supplied by the master to shift the serial
Data is transferred out of the device on the RX/DT pin.
data into and out of their respective receive and trans-
The RX/DT and TX/CK pin output drivers are automat-
mit shift registers. Since the data line is bidirectional,
ically enabled when the EUSART is configured for
synchronous operation is half-duplex only. Half-duplex
synchronous master transmit operation.
refers to the fact that master and slave devices can
receive and transmit data but not both simultaneously. A transmission is initiated by writing a character to the
The EUSART can operate as either a master or slave TXREG register. If the TSR still contains all or part of a
device. previous character the new character data is held in the
TXREG until the last bit of the previous character has
Start and Stop bits are not used in synchronous
been transmitted. If this is the first character, or the
transmissions.
previous character has been completely flushed from
26.4.1 SYNCHRONOUS MASTER MODE the TSR, the data in the TXREG is immediately trans-
ferred to the TSR. The transmission of the character
The following bits are used to configure the EUSART commences immediately following the transfer of the
for Synchronous Master operation: data to the TSR from the TXREG.
• SYNC = 1 Each data bit changes on the leading edge of the
• CSRC = 1 master clock and remains valid until the subsequent
• SREN = 0 (for transmit); SREN = 1 (for receive) leading clock edge.
• CREN = 0 (for transmit); CREN = 1 (for receive) Note: The TSR register is not mapped in data
• SPEN = 1 memory, so it is not available to the user.
Setting the SYNC bit of the TXSTA register configures
the device for synchronous operation. Setting the CSRC 26.4.1.4 Synchronous Master Transmission
bit of the TXSTA register configures the device as a Setup:
master. Clearing the SREN and CREN bits of the RCSTA 1. Initialize the SPBRGH, SPBRGL register pair
register ensures that the device is in the Transmit mode, and the BRGH and BRG16 bits to achieve the
otherwise the device will be configured to receive. Setting desired baud rate (see Section 26.3 “EUSART
the SPEN bit of the RCSTA register enables the Baud Rate Generator (BRG)”).
EUSART. 2. Enable the synchronous master serial port by
setting bits SYNC, SPEN and CSRC.
26.4.1.1 Master Clock
3. Disable Receive mode by clearing bits SREN
Synchronous data transfers use a separate clock line, and CREN.
which is synchronous with the data. A device config-
4. Enable Transmit mode by setting the TXEN bit.
ured as a master transmits the clock on the TX/CK line.
The TX/CK pin output driver is automatically enabled 5. If 9-bit transmission is desired, set the TX9 bit.
when the EUSART is configured for synchronous 6. If interrupts are desired, set the TXIE bit of the
transmit or receive operation. Serial data bits change PIE1 register and the GIE and PEIE bits of the
on the leading edge to ensure they are valid at the INTCON register.
trailing edge of each clock. One clock cycle is gener- 7. If 9-bit transmission is selected, the 9th bit
ated for each data bit. Only as many clock cycles are should be loaded in the TX9D bit.
generated as there are data bits. 8. Start transmission by loading data to the TXREG
register.

PIC16(L)F1847
FIGURE 26-10: SYNCHRONOUS TRANSMISSION
RX/DT
pin bit 0 bit 1 bit 2 bit 7 bit 0 bit 1 bit 7
Word 1 Word 2
TX/CK pin
(SCKP = 0)
TX/CK pin
(SCKP = 1)
Write to
TXREG Reg Write Word 1 Write Word 2
TXIF bit
(Interrupt Flag)
TRMT bit
‘1’ ‘1’
TXEN bit
Note: Sync Master mode, SPBRGL = 0, continuous transmission of two 8-bit words.
FIGURE 26-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)
RX/DT pin bit 0 bit 1 bit 2 bit 6 bit 7
TX/CK pin
Write to
TXREG reg
TXIF bit
TRMT bit
TXEN bit

PIC16(L)F1847
TABLE 26-7: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER
TRANSMISSION
Register
on Page
APFCON1 — — — — — — — TXCKSEL 112
Legend: — = unimplemented location, read as ‘0’. Shaded cells are not used for Synchronous Master Transmission.

PIC16(L)F1847
26.4.1.5 Synchronous Master Reception 26.4.1.7 Receive Overrun Error
Data is received at the RX/DT pin. The RX/DT pin The receive FIFO buffer can hold two characters. An
output driver is automatically disabled when the overrun error will be generated if a third character, in its
EUSART is configured for synchronous master receive entirety, is received before RCREG is read to access
operation. the FIFO. When this happens the OERR bit of the
In Synchronous mode, reception is enabled by setting RCSTA register is set. Previous data in the FIFO will
either the Single Receive Enable bit (SREN of the not be overwritten. The two characters in the FIFO
RCSTA register) or the Continuous Receive Enable bit buffer can be read, however, no additional characters
(CREN of the RCSTA register). will be received until the error is cleared. The OERR bit
can only be cleared by clearing the overrun condition.
When SREN is set and CREN is clear, only as many If the overrun error occurred when the SREN bit is set
clock cycles are generated as there are data bits in a and CREN is clear then the error is cleared by reading
single character. The SREN bit is automatically cleared RCREG. If the overrun occurred when the CREN bit is
at the completion of one character. When CREN is set, set then the error condition is cleared by either clearing
clocks are continuously generated until CREN is the CREN bit of the RCSTA register or by clearing the
cleared. If CREN is cleared in the middle of a character SPEN bit which resets the EUSART.
the CK clock stops immediately and the partial charac-
ter is discarded. If SREN and CREN are both set, then 26.4.1.8 Receiving 9-Bit Characters
SREN is cleared at the completion of the first character
The EUSART supports 9-bit character reception. When
and CREN takes precedence.
the RX9 bit of the RCSTA register is set the EUSART
To initiate reception, set either SREN or CREN. Data is will shift nine bits into the RSR for each character
sampled at the RX/DT pin on the trailing edge of the received. The RX9D bit of the RCSTA register is the
TX/CK clock pin and is shifted into the Receive Shift 9th, and Most Significant, data bit of the top unread
Register (RSR). When a complete character is character in the receive FIFO. When reading 9-bit data
received into the RSR, the RCIF bit is set and the char- from the receive FIFO buffer, the RX9D data bit must
acter is automatically transferred to the two character be read before reading the eight Least Significant bits
receive FIFO. The Least Significant eight bits of the top from the RCREG.
character in the receive FIFO are available in RCREG.
The RCIF bit remains set as long as there are unread 26.4.1.9 Synchronous Master Reception
characters in the receive FIFO. Setup:
Note: If the RX/DT function is on an analog pin, 1. Initialize the SPBRGH, SPBRGL register pair for
the corresponding ANSEL bit must be the appropriate baud rate. Set or clear the
cleared for the receiver to function. BRGH and BRG16 bits, as required, to achieve
the desired baud rate.
26.4.1.6 Slave Clock 2. Clear the ANSEL bit for the RX pin (if applicable).
Synchronous data transfers use a separate clock line, 3. Enable the synchronous master serial port by
which is synchronous with the data. A device configured setting bits SYNC, SPEN and CSRC.
as a slave receives the clock on the TX/CK line. The 4. Ensure bits CREN and SREN are clear.
TX/CK pin output driver is automatically disabled when 5. If interrupts are desired, set the RCIE bit of the
the device is configured for synchronous slave transmit PIE1 register and the GIE and PEIE bits of the
or receive operation. Serial data bits change on the INTCON register.
leading edge to ensure they are valid at the trailing edge
6. If 9-bit reception is desired, set bit RX9.
of each clock. One data bit is transferred for each clock
cycle. Only as many clock cycles should be received as 7. Start reception by setting the SREN bit or for
there are data bits. continuous reception, set the CREN bit.
8. Interrupt flag bit RCIF will be set when reception
Note: If the device is configured as a slave and of a character is complete. An interrupt will be
the TX/CK function is on an analog pin, the generated if the enable bit RCIE was set.
corresponding ANSEL bit must be
9. Read the RCSTA register to get the 9th bit (if
cleared.
enabled) and determine if any error occurred
during reception.
10. Read the 8-bit received data by reading the
RCREG register.
11. If an overrun error occurs, clear the error by
either clearing the CREN bit of the RCSTA
register or by clearing the SPEN bit which resets
the EUSART.

PIC16(L)F1847
FIGURE 26-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)
RX/DT
pin bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7
TX/CK pin
(SCKP = 0)
TX/CK pin
(SCKP = 1)
Write to
bit SREN
SREN bit
CREN bit ‘0’ ‘0’
RCIF bit
(Interrupt)
Read
RCREG
Note: Timing diagram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0.
TABLE 26-8: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER

RECEPTION
Register
on Page
APFCON1 — — — — — — — TXCKSEL 112
Legend: — = unimplemented location, read as ‘0’. Shaded cells are not used for Synchronous Master Reception.

PIC16(L)F1847
26.4.2 SYNCHRONOUS SLAVE MODE If two words are written to the TXREG and then the
SLEEP instruction is executed, the following will occur:
The following bits are used to configure the EUSART
for Synchronous slave operation: 1. The first character will immediately transfer to
the TSR register and transmit.
• SYNC = 1
2. The second word will remain in TXREG register.
• CSRC = 0
3. The TXIF bit will not be set.
• SREN = 0 (for transmit); SREN = 1 (for receive)
4. After the first character has been shifted out of
• CREN = 0 (for transmit); CREN = 1 (for receive)
TSR, the TXREG register will transfer the second
• SPEN = 1 character to the TSR and the TXIF bit will now be
Setting the SYNC bit of the TXSTA register configures the set.
device for synchronous operation. Clearing the CSRC bit 5. If the PEIE and TXIE bits are set, the interrupt
of the TXSTA register configures the device as a slave. will wake the device from Sleep and execute the
Clearing the SREN and CREN bits of the RCSTA register next instruction. If the GIE bit is also set, the
ensures that the device is in the Transmit mode, program will call the Interrupt Service Routine.
otherwise the device will be configured to receive. Setting
the SPEN bit of the RCSTA register enables the 26.4.2.2 Synchronous Slave Transmission
EUSART. Setup:
26.4.2.1 EUSART Synchronous Slave 1. Set the SYNC and SPEN bits and clear the
CSRC bit.
Transmit
2. Clear the ANSEL bit for the CK pin (if applicable).
The operation of the Synchronous Master and Slave
3. Clear the CREN and SREN bits.
modes are identical (see Section 26.4.1.3
“Synchronous Master Transmission”), except in the 4. If interrupts are desired, set the TXIE bit of the
case of the Sleep mode. PIE1 register and the GIE and PEIE bits of the
INTCON register.
5. If 9-bit transmission is desired, set the TX9 bit.
6. Enable transmission by setting the TXEN bit.
7. If 9-bit transmission is selected, insert the Most
Significant bit into the TX9D bit.
8. Start transmission by writing the Least
Significant eight bits to the TXREG register.
TABLE 26-9: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE

TRANSMISSION
Register
on Page
APFCON1 — — — — — — — TXCKSEL 112
Legend: — = unimplemented location, read as ‘0’. Shaded cells are not used for Synchronous Slave Transmission.

PIC16(L)F1847
26.4.2.3 EUSART Synchronous Slave 26.4.2.4 Synchronous Slave Reception
Reception Setup:
The operation of the Synchronous Master and Slave 1. Set the SYNC and SPEN bits and clear the
modes is identical (Section 26.4.1.5 “Synchronous CSRC bit.
Master Reception”), with the following exceptions: 2. Clear the ANSEL bit for both the CK and DT pins
• Sleep (if applicable).
• CREN bit is always set, therefore the receiver is 3. If interrupts are desired, set the RCIE bit of the
never Idle PIE1 register and the GIE and PEIE bits of the
• SREN bit, which is a “don’t care” in Slave mode INTCON register.
4. If 9-bit reception is desired, set the RX9 bit.
A character may be received while in Sleep mode by
setting the CREN bit prior to entering Sleep. Once the 5. Set the CREN bit to enable reception.
word is received, the RSR register will transfer the data 6. The RCIF bit will be set when reception is
to the RCREG register. If the RCIE enable bit is set, the complete. An interrupt will be generated if the
interrupt generated will wake the device from Sleep RCIE bit was set.
and execute the next instruction. If the GIE bit is also 7. If 9-bit mode is enabled, retrieve the Most
set, the program will branch to the interrupt vector. Significant bit from the RX9D bit of the RCSTA
register.
8. Retrieve the eight Least Significant bits from the
receive FIFO by reading the RCREG register.
9. If an overrun error occurs, clear the error by
either clearing the CREN bit of the RCSTA
register or by clearing the SPEN bit which resets
the EUSART.
TABLE 26-10: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE

RECEPTION
Register
on Page
APFCON1 — — — — — — — TXCKSEL 112
Legend: — = unimplemented location, read as ‘0’. Shaded cells are not used for Synchronous Slave Reception.

PIC16(L)F1847
26.5 EUSART Operation During Sleep 26.5.2 SYNCHRONOUS TRANSMIT
DURING SLEEP
The EUSART will remain active during Sleep only in the
Synchronous Slave mode. All other modes require the To transmit during Sleep, all the following conditions
system clock and therefore cannot generate the must be met before entering Sleep mode:
necessary signals to run the Transmit or Receive Shift • RCSTA and TXSTA Control registers must be
registers during Sleep. configured for Synchronous Slave Transmission
Synchronous Slave mode uses an externally generated (see Section 26.4.2.2 “Synchronous Slave
clock to run the Transmit and Receive Shift registers. Transmission Setup:”).
• The TXIF interrupt flag must be cleared by writing
26.5.1 SYNCHRONOUS RECEIVE DURING the output data to the TXREG, thereby filling the
SLEEP TSR and transmit buffer.
To receive during Sleep, all the following conditions • If interrupts are desired, set the TXIE bit of the
must be met before entering Sleep mode: PIE1 register and the PEIE bit of the INTCON
register.
• RCSTA and TXSTA Control registers must be
configured for Synchronous Slave Reception (see • Interrupt enable bits TXIE of the PIE1 register and
Section 26.4.2.4 “Synchronous Slave PEIE of the INTCON register must set.
Reception Setup:”). Upon entering Sleep mode, the device will be ready to
• If interrupts are desired, set the RCIE bit of the accept clocks on TX/CK pin and transmit data on the
PIE1 register and the GIE and PEIE bits of the RX/DT pin. When the data word in the TSR has been
INTCON register. completely clocked out by the external device, the
• The RCIF interrupt flag must be cleared by read- pending byte in the TXREG will transfer to the TSR and
ing RCREG to unload any pending characters in the TXIF flag will be set. Thereby, waking the processor
the receive buffer. from Sleep. At this point, the TXREG is available to
accept another character for transmission, which will
Upon entering Sleep mode, the device will be ready to clear the TXIF flag.
accept data and clocks on the RX/DT and TX/CK pins,
respectively. When the data word has been completely Upon waking from Sleep, the instruction following the
clocked in by the external device, the RCIF interrupt SLEEP instruction will be executed. If the Global
flag bit of the PIR1 register will be set. Thereby, waking Interrupt Enable (GIE) bit is also set then the Interrupt
the processor from Sleep. Service Routine at address 0004h will be called.
Upon waking from Sleep, the instruction following the 26.5.3 ALTERNATE PIN LOCATIONS
SLEEP instruction will be executed. If the Global
This module incorporates I/O pins that can be moved to
Interrupt Enable (GIE) bit of the INTCON register is
other locations with the use of the alternate pin function
also set, then the Interrupt Service Routine at address
registers, APFCON0 and APFCON1. To determine
004h will be called.
which pins can be moved and what their default loca-

PIC16(L)F1847
27.0 CAPACITIVE SENSING
MODULE
The Capacitive Sensing (CPS) module allows for an
interaction with an end user without a mechanical
interface. In a typical application, the CPS module is
attached to a pad on a Printed Circuit Board (PCB),
which is electrically isolated from the end user. When the
end user places their finger over the PCB pad, a
capacitive load is added, causing a frequency shift in the
CPS module. The CPS module requires software and at
least one timer resource to determine the change in
frequency. Key features of this module include:
• Analog MUX for monitoring multiple inputs
• Capacitive sensing oscillator
• Multiple Power modes
• High power range with variable voltage references
• Multiple timer resources
• Software control
• Operation during Sleep
FIGURE 27-1: CAPACITIVE SENSING BLOCK DIAGRAM
Timer0 Module
Set
TMR0CS TMR0IF
T0XCS
FOSC/4 0
Overflow
CPSCH<3:0> T0CKI 0 TMR0
CPSON(1) 1
1
CPSRNG<1:0>
CPS0
CPSON
CPS1
CPS2 Capacitive
Sensing Timer1 Module
CPS3
Oscillator
T1CS<1:0>
CPS4 CPSOSC
FOSC
CPS5
FOSC/4
CPSCLK
CPS6 0 Int.
Ref- Ref. T1OSC/ TMR1H:TMR1L
EN
CPS7 1 DAC CPSOUT T1CKI
0 T1GSEL<1:0>
CPS8
Ref+
T1G
CPS9 1 FVR
Timer1 Gate
CPS10 sync_C1OUT Control Logic
CPS11 sync_C2OUT
CPSRM
Note 1: If CPSON = 0, disabling capacitive sensing, no channel is selected.

PIC16(L)F1847
FIGURE 27-2: CAPACITIVE SENSING OSCILLATOR BLOCK DIAGRAM
Oscillator Module
VDD
(1)
(2)
+
-
S Q CPSCLK
CPSx
Analog Pin (1) (2) R

-
Internal
References
0 0
Ref- Ref+
1 DAC 1 FVR
CPSRM
Note 1: Module Enable and Power mode selections are not shown.
2: Comparators remain active in Noise Detection mode.

PIC16(L)F1847
27.1 Analog MUX 27.3 Voltage References
The CPS module can monitor multiple inputs for the The capacitive sensing oscillator uses voltage refer-
PIC device. See Register 27-2 for details on number of ences to provide two voltage thresholds for oscillation.
inputs and channel select. The capacitive sensing The upper voltage threshold is referred to as Ref+ and
inputs are defined as CPSx, as applicable to device. To the lower voltage threshold is referred to as Ref-.
determine if a frequency change has occurred the user The user can elect to use Fixed Voltage References,
must: which are internal to the capacitive sensing oscillator,
• Select the appropriate CPS pin by setting the or variable voltage references, which are supplied by
appropriate CPSCH bits of the CPSCON1 register. the Fixed Voltage Reference (FVR) module and the
• Set the corresponding ANSEL bit. Digital-to-Analog Converter (DAC) module.
• Set the corresponding TRIS bit. When the Fixed Voltage References are used, the VSS
• Run the software algorithm. voltage determines the lower threshold level (Ref-) and
the VDD voltage determines the upper threshold level
Selection of the CPSx pin while the module is enabled
(Ref+).
will cause the capacitive sensing oscillator to be on the
CPSx pin. Failure to set the corresponding ANSEL and When the variable voltage references are used, the
TRIS bits can cause the capacitive sensing oscillator to DAC voltage determines the lower threshold level
stop, leading to false frequency readings. (Ref-) and the FVR voltage determines the upper
threshold level (Ref+). An advantage of using these
27.2 Capacitive Sensing Oscillator reference sources is that oscillation frequency remains
constant with changes in VDD.
The capacitive sensing oscillator consists of a constant Different oscillation frequencies can be obtained
current source and a constant current sink, to produce through the use of these variable voltage references.
a triangle waveform. The CPSOUT bit of the The more the upper voltage reference level is lowered
CPSCON0 register shows the status of the capacitive and the more the lower voltage reference level is
sensing oscillator, whether it is a sinking or sourcing raised, the higher the capacitive sensing oscillator
current. The oscillator is designed to drive a capacitive frequency becomes.
load (single PCB pad) and at the same time, be a clock
source to either Timer0 or Timer1. The oscillator has Selection between the voltage references is controlled
three different current settings as defined by CPS- by the CPSRM bit of the CPSCON0 register. Setting
RNG<1:0> of the CPSCON0 register. The different cur- this bit selects the variable voltage references and
rent settings for the oscillator serve two purposes: clearing this bit selects the Fixed Voltage References.
• Maximize the number of counts in a timer for a Please see Section TABLE 14-1: “Summary of Regis-
fixed time base. ters Associated with the Fixed Voltage Reference”
and Section 17.0 “Digital-to-Analog Converter (DAC)
• Maximize the count differential in the timer during
Module” for more information on configuring the variable
a change in frequency.
voltage levels.

PIC16(L)F1847
27.4 Current Ranges The remaining mode is a Noise Detection mode that
resides within the high range. The Noise Detection
The capacitive sensing oscillator can operate in one of mode is unique in that it disables the sinking and
seven different power modes. The power modes are sourcing of current on the analog pin but leaves the rest
separated into two ranges; the low range and the high of the oscillator circuitry active. This reduces the
range. oscillation frequency on the analog pin to zero and also
When the oscillator’s low range is selected, the fixed greatly reduces the current consumed by the oscillator
internal voltage references of the capacitive sensing module.
oscillator are being used. When the oscillator’s high When noise is introduced onto the pin, the oscillator is
range is selected, the variable voltage references driven at the frequency determined by the noise. This
supplied by the FVR and DAC modules are being used. produces a detectable signal at the comparator output,
Selection between the voltage references is controlled indicating the presence of activity on the pin.
by the CPSRM bit of the CPSCON0 register. See
Section 27.3 “Voltage References” for more Figure 27-1 shows a more detailed drawing of the
information. current sources and comparators associated with the
oscillator.
Within each range there are three distinct Power modes;
low, medium and high. Current consumption is dependent
upon the range and mode selected. Selecting Power
modes within each range is accomplished by configuring
the CPSRNG <1:0> bits in the CPSCON0 register. See
Table 27-1 for proper Power mode selection.
TABLE 27-1: CURRENT RANGE MODE SELECTION

CPSRM Range CPSRNG<1:0> Current Range(1)
00 Noise Detection
01 Low
1 Variable
10 Medium
11 High
00 Off
01 Low
0 Fixed
10 Medium
11 High
Note 1: See Power-Down Currents (IPD) in Section 30.0 “Electrical Specifications” for more information.

PIC16(L)F1847
27.5 Timer Resources 27.7 Software Control
To measure the change in frequency of the capacitive The software portion of the CPS module is required to
sensing oscillator, a fixed time base is required. For the determine the change in frequency of the capacitive
period of the fixed time base, the capacitive sensing sensing oscillator. This is accomplished by the
oscillator is used to clock either Timer0 or Timer1. The following:
frequency of the capacitive sensing oscillator is equal • Setting a fixed time base to acquire counts on
to the number of counts in the timer divided by the Timer0 or Timer1.
period of the fixed time base.
• Establishing the nominal frequency for the
capacitive sensing oscillator.
27.6 Fixed Time Base
• Establishing the reduced frequency for the
To measure the frequency of the capacitive sensing capacitive sensing oscillator due to an additional
oscillator, a fixed time base is required. Any timer capacitive load.
resource or software loop can be used to establish the • Set the frequency threshold.
fixed time base. It is up to the end user to determine the
method in which the fixed time base is generated. 27.7.1 NOMINAL FREQUENCY
(NO CAPACITIVE LOAD)
Note: The fixed time base can not be generated
by the timer resource that the capacitive To determine the nominal frequency of the capacitive
sensing oscillator is clocking. sensing oscillator:
• Remove any extra capacitive load on the selected
27.6.1 TIMER0 CPSx pin.
To select Timer0 as the timer resource for the CPS • At the start of the fixed time base, clear the timer
module: resource.
• Set the T0XCS bit of the CPSCON0 register. • At the end of the fixed time base save the value in
• Clear the TMR0CS bit of the OPTION_REG the timer resource.
register. The value of the timer resource is the number of
When Timer0 is chosen as the timer resource, the oscillations of the capacitive sensing oscillator for the
capacitive sensing oscillator will be the clock source for given time base. The frequency of the capacitive
Timer0. Refer to Section 20.0 “Timer0 Module” for sensing oscillator is equal to the number of counts on
additional information. in the timer divided by the period of the fixed time base.
27.6.2 TIMER1 27.7.2 REDUCED FREQUENCY

(ADDITIONAL CAPACITIVE LOAD)
To select Timer1 as the timer resource for the CPS
module, set the TMR1CS<1:0> of the T1CON register The extra capacitive load will cause the frequency of the
to ‘11’. When Timer1 is chosen as the timer resource, capacitive sensing oscillator to decrease. To determine
the capacitive sensing oscillator will be the clock the reduced frequency of the capacitive sensing
source for Timer1. Because the Timer1 module has a oscillator:
gate control, developing a time base for the frequency • Add a typical capacitive load on the selected
measurement can be simplified by using the Timer0 CPSx pin.
overflow flag. • Use the same fixed time base as the nominal
It is recommended that the Timer0 overflow flag, in con- frequency measurement.
junction with the Toggle mode of the Timer1 Gate, be • At the start of the fixed time base, clear the timer
used to develop the fixed time base required by the resource.
software portion of the CPS module. Refer to • At the end of the fixed time base save the value in
Section 21.12 “Timer1 Gate Control Register” for the timer resource.
additional information.
The value of the timer resource is the number of
oscillations of the capacitive sensing oscillator with an
TABLE 27-2: TIMER1 ENABLE FUNCTION
additional capacitive load. The frequency of the
TMR1ON TMR1GE Timer1 Operation capacitive sensing oscillator is equal to the number of
0 0 Off counts on in the timer divided by the period of the fixed
time base. This frequency should be less than the
0 1 Off value obtained during the nominal frequency measure-
1 0 On ment.
1 1 Count Enabled by input

PIC16(L)F1847
27.7.3 FREQUENCY THRESHOLD
The frequency threshold should be placed midway
between the value of nominal frequency and the
reduced frequency of the capacitive sensing oscillator.
Refer to Application Note AN1103, “Software Handling
for Capacitive Sensing” (DS01103) for more detailed
information on the software required for CPS module.
Note: For more information on general capacitive
sensing refer to Application Notes:
• AN1101, “Introduction to Capacitive
Sensing” (DS01101)
• AN1102, “Layout and Physical
Design Guidelines for Capacitive
Sensing” (DS01102)
27.8 Operation during Sleep

The capacitive sensing oscillator will continue to run as
long as the module is enabled, independent of the part
being in Sleep. In order for the software to determine if
a frequency change has occurred, the part must be
awake. However, the part does not have to be awake
when the timer resource is acquiring counts.
Note: Timer0 does not operate when in Sleep,
and therefore cannot be used for
capacitive sense measurements in Sleep.

PIC16(L)F1847
REGISTER 27-1: CPSCON0: CAPACITIVE SENSING CONTROL REGISTER 0

R/W-0/0 R/W-0/0 U-0 U-0 R/W-0/0 R/W-0/0 R-0/0 R/W-0/0
CPSON CPSRM — — CPSRNG<1:0> CPSOUT T0XCS
bit 7 bit 0
Legend:
bit 7 CPSON: CPS Module Enable bit

1 = CPS module is enabled
0 = CPS module is disabled
bit 6 CPSRM: Capacitive Sensing Reference Mode bit
1 = CPS module is in high range. DAC and FVR provide oscillator voltage references.
0 = CPS module is in the low range. Internal oscillator voltage references are used.
bit 3-2 CPSRNG<1:0>: Capacitive Sensing Current Range bits
If CPSRM = 0 (low range):
11 = Oscillator is in High Range. Charge/Discharge Current is nominally 18 µA
10 = Oscillator is in Medium Range. Charge/Discharge Current is nominally 1.2 µA
01 = Oscillator is in Low Range. Charge/Discharge Current is nominally 0.1 µA
00 = Oscillator is off
If CPSRM = 1 (high range):

11 = Oscillator is in High Range. Charge/Discharge Current is nominally 100 µA
10 = Oscillator is in Medium Range. Charge/Discharge Current is nominally 30 µA
01 = Oscillator is in Low Range. Charge/Discharge Current is nominally 9 µA
00 = Oscillator is on. Noise Detection mode. No Charge/Discharge current is supplied.
bit 1 CPSOUT: Capacitive Sensing Oscillator Status bit
1 = Oscillator is sourcing current (Current flowing out of the pin)
0 = Oscillator is sinking current (Current flowing into the pin)
bit 0 T0XCS: Timer0 External Clock Source Select bit
If TMR0CS = 1:
The T0XCS bit controls which clock external to the core/Timer0 module supplies Timer0:
1 = Timer0 clock source is the capacitive sensing oscillator
0 = Timer0 clock source is the T0CKI pin
If TMR0CS = 0:
Timer0 clock source is controlled by the core/Timer0 module and is FOSC/4

PIC16(L)F1847
REGISTER 27-2: CPSCON1: CAPACITIVE SENSING CONTROL REGISTER 1

U-0 U-0 U-0 U-0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0
— — — — CPSCH<3:0>
bit 7 bit 0
Legend:

bit 3-0 CPSCH<3:0>: Capacitive Sensing Channel Select bits
If CPSON = 0:
These bits are ignored. No channel is selected.
If CPSON = 1:
1111 = Reserved. Do not use.
1011 = channel 11, (CPS11)
1010 = channel 10, (CPS10)
1001 = channel 9, (CPS9)
TABLE 27-3: SUMMARY OF REGISTERS ASSOCIATED WITH CAPACITIVE SENSING

Register
on Page
ANSELC — — — — — — — — —
CPSCON0 CPSON CPSRM — — CPSRNG<1:0> CPSOUT T0XCS 307
CPSCON1 — — — — CPSCH<3:0> 308
TRISC — — — — — — — — —
Legend: — = Unimplemented locations, read as ‘0’. Shaded cells are not used by the CPS module.

PIC16(L)F1847
28.0 IN-CIRCUIT SERIAL 28.2 Low-Voltage Programming Entry
PROGRAMMING™ (ICSP™) Mode
ICSP™ programming allows customers to manufacture The Low-Voltage Programming Entry mode allows the
circuit boards with unprogrammed devices. Programming PIC® Flash MCUs devices to be programmed using
can be done after the assembly process allowing the VDD only, without high voltage. When the LVP bit of
device to be programmed with the most recent firmware Configuration Words is set to ‘1’, the low-voltage ICSP
or a custom firmware. Five pins are needed for ICSP™ programming entry is enabled. To disable the
programming: Low-Voltage ICSP mode, the LVP bit must be
• ICSPCLK programmed to ‘0’.
• ICSPDAT Entry into the Low-Voltage Programming Entry mode
• MCLR/VPP requires the following steps:
• VDD 1. MCLR is brought to VIL.
• VSS 2. A 32-bit key sequence is presented on
ICSPDAT, while clocking ICSPCLK.
In Program/Verify mode the Program Memory, User IDs
and the Configuration Words are programmed through Once the key sequence is complete, MCLR must be
serial communications. The ICSPDAT pin is a bidirec- held at VIL for as long as Program/Verify mode is to be
tional I/O used for transferring the serial data and the maintained.
ICSPCLK pin is the clock input. For more information on If low-voltage programming is enabled (LVP = 1), the
ICSP™ refer to the “PIC16193X/PIC16LF193X Memory MCLR Reset function is automatically enabled and
Programming Specification” (DS41360A). cannot be disabled. See Section 7.4 “MCLR” for more
information.
28.1 High-Voltage Programming Entry The LVP bit can only be reprogrammed to ‘0’ by using
Mode the High-Voltage Programming mode.
The device is placed into High-Voltage Programming
Entry mode by holding the ICSPCLK and ICSPDAT 28.3 Common Programming Interfaces
pins low then raising the voltage on MCLR/VPP to VIHH. Connection to a target device is typically done through
an ICSP™ header. A commonly found connector on
development tools is the RJ-11 in the 6P6C (6-pin, 6
connector) configuration. See Figure 28-1.
FIGURE 28-1: ICD RJ-11 STYLE

CONNECTOR INTERFACE
ICSPDAT
2 4 6 NC
VDD
ICSPCLK
1 3 5
Target
VPP/MCLR VSS PC Board
Bottom Side
Pin Description*
1 = VPP/MCLR
2 = VDD Target
3 = VSS (ground)
4 = ICSPDAT
5 = ICSPCLK
6 = No Connect

PIC16(L)F1847
Another connector often found in use with the PICkit™
programmers is a standard 6-pin header with 0.1 inch
spacing. Refer to Figure 28-2.
FIGURE 28-2: PICkit™ STYLE CONNECTOR INTERFACE
Pin 1 Indicator
Pin Description*
1 1 = VPP/MCLR
2
2 = VDD Target
3
4 3 = VSS (ground)
5
6 4 = ICSPDAT
5 = ICSPCLK
6 = No Connect
* The 6-pin header (0.100" spacing) accepts 0.025" square pins.

PIC16(L)F1847
For additional interface recommendations, refer to your
specific device programmer manual prior to PCB
design.
It is recommended that isolation devices be used to
separate the programming pins from other circuitry.
The type of isolation is highly dependent on the specific
application and may include devices such as resistors,
diodes, or even jumpers. See Figure 28-3 for more
information.
FIGURE 28-3: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING
External
Programming VDD Device to be
Signals Programmed
VDD VDD
VPP MCLR/VPP
VSS VSS
Data ICSPDAT
Clock ICSPCLK
* * *
To Normal Connections
* Isolation devices (as required).

PIC16(L)F1847
29.0 INSTRUCTION SET SUMMARY 29.1 Read-Modify-Write Operations
Each PIC16 instruction is a 14-bit word containing the Any instruction that specifies a file register as part of
operation code (opcode) and all required operands. the instruction performs a Read-Modify-Write (R-M-W)
The opcodes are broken into three broad categories. operation. The register is read, the data is modified,
and the result is stored according to either the instruc-
• Byte Oriented
tion, or the destination designator ‘d’. A read operation
• Bit Oriented is performed on a register even if the instruction writes
• Literal and Control to that register.
The literal and control category contains the most var-
ied instruction word format. TABLE 29-1: OPCODE FIELD
Table 29-3 lists the instructions recognized by the DESCRIPTIONS
MPASMTM assembler. Field Description
All instructions are executed within a single instruction f Register file address (0x00 to 0x7F)
cycle, with the following exceptions, which may take
W Working register (accumulator)
two or three cycles:
b Bit address within an 8-bit file register
• Subroutine takes two cycles (CALL, CALLW)
• Returns from interrupts or subroutines take two k Literal field, constant data or label
cycles (RETURN, RETLW, RETFIE) x Don’t care location (= 0 or 1).
• Program branching takes two cycles (GOTO, BRA, The assembler will generate code with x = 0.
BRW, BTFSS, BTFSC, DECFSZ, INCSFZ) It is the recommended form of use for
• One additional instruction cycle will be used when compatibility with all Microchip software tools.
any instruction references an indirect file register d Destination select; d = 0: store result in W,
and the file select register is pointing to program d = 1: store result in file register f.
memory. Default is d = 1.
One instruction cycle consists of four oscillator cycles; n FSR or INDF number. (0-1)
for an oscillator frequency of 4 MHz, this gives a mm Pre-post increment-decrement mode
nominal instruction execution rate of 1 MHz.
selection
All instruction examples use the format ‘0xhh’ to
represent a hexadecimal number, where ‘h’ signifies a TABLE 29-2: ABBREVIATION
hexadecimal digit.
DESCRIPTIONS
Field Description
PC Program Counter
TO Time-out bit
C Carry bit
DC Digit carry bit
Z Zero bit
PD Power-down bit

PIC16(L)F1847
FIGURE 29-1: GENERAL FORMAT FOR
INSTRUCTIONS
Byte-oriented file register operations
13 8 7 6 0
OPCODE d f (FILE #)
d = 0 for destination W
d = 1 for destination f
f = 7-bit file register address
Bit-oriented file register operations
13 10 9 7 6 0
OPCODE b (BIT #) f (FILE #)
b = 3-bit bit address

f = 7-bit file register address
Literal and control operations

General
13 8 7 0
OPCODE k (literal)
k = 8-bit immediate value
CALL and GOTO instructions only

13 11 10 0
OPCODE k (literal)
MOVLP instruction only

13 7 6 0
OPCODE k (literal)
MOVLB instruction only

13 5 4 0
OPCODE k (literal)
BRA instruction only

13 9 8 0
OPCODE k (literal)
FSR Offset instructions

13 7 6 5 0
OPCODE n k (literal)
n = appropriate FSR
FSR Increment instructions

13 3 2 1 0
OPCODE n m (mode)
n = appropriate FSR
m = 2-bit mode value
OPCODE only
13 0
OPCODE
 2011-2017 Microchip Technology Inc. <Advanced>Advance Information DS40001453G-page 313

PIC16(L)F1847
TABLE 29-3: PIC16(L)F1847 ENHANCED INSTRUCTION SET

Mnemonic, 14-Bit Opcode Status
Description Cycles Notes
Operands MSb LSb Affected
BYTE-ORIENTED FILE REGISTER OPERATIONS

ADDWF f, d Add W and f 1 00 0111 dfff ffff C, DC, Z 2
ADDWFC f, d Add with Carry W and f 1 11 1101 dfff ffff C, DC, Z 2
ANDWF f, d AND W with f 1 00 0101 dfff ffff Z 2
ASRF f, d Arithmetic Right Shift 1 11 0111 dfff ffff C, Z 2
LSLF f, d Logical Left Shift 1 11 0101 dfff ffff C, Z 2
LSRF f, d Logical Right Shift 1 11 0110 dfff ffff C, Z 2
CLRF f Clear f 1 00 0001 lfff ffff Z 2
CLRW – Clear W 1 00 0001 0000 00xx Z
COMF f, d Complement f 1 00 1001 dfff ffff Z 2
DECF f, d Decrement f 1 00 0011 dfff ffff Z 2
INCF f, d Increment f 1 00 1010 dfff ffff Z 2
IORWF f, d Inclusive OR W with f 1 00 0100 dfff ffff Z 2
MOVF f, d Move f 1 00 1000 dfff ffff Z 2
MOVWF f Move W to f 1 00 0000 1fff ffff 2
RLF f, d Rotate Left f through Carry 1 00 1101 dfff ffff C 2
RRF f, d Rotate Right f through Carry 1 00 1100 dfff ffff C 2
SUBWF f, d Subtract W from f 1 00 0010 dfff ffff C, DC, Z 2
SUBWFB f, d Subtract with Borrow W from f 1 11 1011 dfff ffff C, DC, Z 2
SWAPF f, d Swap nibbles in f 1 00 1110 dfff ffff 2
XORWF f, d Exclusive OR W with f 1 00 0110 dfff ffff Z 2
BYTE ORIENTED SKIP OPERATIONS
DECFSZ f, d Decrement f, Skip if 0 1(2) 00 1011 dfff ffff 1, 2

INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff 1, 2
BIT-ORIENTED FILE REGISTER OPERATIONS
BCF f, b Bit Clear f 1 01 00bb bfff ffff 2

BSF f, b Bit Set f 1 01 01bb bfff ffff 2
BIT-ORIENTED SKIP OPERATIONS

BTFSC f, b Bit Test f, Skip if Clear 1 (2) 01 10bb bfff ffff 1, 2
BTFSS f, b Bit Test f, Skip if Set 1 (2) 01 11bb bfff ffff 1, 2
LITERAL OPERATIONS
ADDLW k Add literal and W 1 11 1110 kkkk kkkk C, DC, Z
ANDLW k AND literal with W 1 11 1001 kkkk kkkk Z
IORLW k Inclusive OR literal with W 1 11 1000 kkkk kkkk Z
MOVLB k Move literal to BSR 1 00 0000 001k kkkk
MOVLP k Move literal to PCLATH 1 11 0001 1kkk kkkk
MOVLW k Move literal to W 1 11 0000 kkkk kkkk
SUBLW k Subtract W from literal 1 11 1100 kkkk kkkk C, DC, Z
XORLW k Exclusive OR literal with W 1 11 1010 kkkk kkkk Z
Note 1:If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is
executed as a NOP.
2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one
additional instruction cycle.

PIC16(L)F1847
TABLE 29-3: PIC16(L)F1847 ENHANCED INSTRUCTION SET (CONTINUED)
Mnemonic, 14-Bit Opcode Status
Description Cycles Notes
Operands MSb LSb Affected
CONTROL OPERATIONS
BRA k Relative Branch 2 11 001k kkkk kkkk
BRW – Relative Branch with W 2 00 0000 0000 1011
CALL k Call Subroutine 2 10 0kkk kkkk kkkk
CALLW – Call Subroutine with W 2 00 0000 0000 1010
GOTO k Go to address 2 10 1kkk kkkk kkkk
RETFIE k Return from interrupt 2 00 0000 0000 1001
RETLW k Return with literal in W 2 11 0100 kkkk kkkk
RETURN – Return from Subroutine 2 00 0000 0000 1000
INHERENT OPERATIONS
CLRWDT – Clear Watchdog Timer 1 00 0000 0110 0100 TO, PD
NOP – No Operation 1 00 0000 0000 0000
OPTION – Load OPTION_REG register with W 1 00 0000 0110 0010
RESET – Software device Reset 1 00 0000 0000 0001
SLEEP – Go into Standby mode 1 00 0000 0110 0011 TO, PD
TRIS f Load TRIS register with W 1 00 0000 0110 0fff
C-COMPILER OPTIMIZED
ADDFSR n, k Add Literal k to FSRn 1 11 0001 0nkk kkkk
MOVIW n mm Move Indirect FSRn to W with pre/post inc/dec 1 00 0000 0001 0nmm Z 2, 3
modifier, mm
k[n] Move INDFn to W, Indexed Indirect. 1 11 1111 0nkk kkkk Z 2
MOVWI n mm Move W to Indirect FSRn with pre/post inc/dec 1 00 0000 0001 1nmm 2, 3
modifier, mm
k[n] Move W to INDFn, Indexed Indirect. 1 11 1111 1nkk kkkk 2
Note 1:If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is
executed as a NOP.
2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require
one additional instruction cycle.
3: See Table in the MOVIW and MOVWI instruction descriptions.

PIC16(L)F1847
29.2 Instruction Descriptions
ADDFSR Add Literal to FSRn ANDLW AND literal with W

Syntax: [ label ] ADDFSR FSRn, k Syntax: [ label ] ANDLW k
Operands: -32  k  31 Operands: 0  k  255
n  [ 0, 1] Operation: (W) .AND. (k)  (W)
Operation: FSR(n) + k  FSR(n)
Status Affected: Z
Status Affected: None Description: The contents of W register are
Description: The signed 6-bit literal ‘k’ is added to AND’ed with the 8-bit literal ‘k’. The
the contents of the FSRnH:FSRnL result is placed in the W register.
register pair.
FSRn is limited to the range 0000h -

FFFFh. Moving beyond these bounds
will cause the FSR to wrap-around.
ADDLW Add literal and W ANDWF AND W with f

Syntax: [ label ] ADDLW k Syntax: [ label ] ANDWF f,d
Operands: 0  k  255 Operands: 0  f  127
d 0,1
Operation: (W) + k  (W)
Operation: (W) .AND. (f)  (destination)
Status Affected: C, DC, Z
Status Affected: Z
Description: The contents of the W register are
added to the 8-bit literal ‘k’ and the Description: AND the W register with register ‘f’. If
result is placed in the W register. ‘d’ is ‘0’, the result is stored in the W
register. If ‘d’ is ‘1’, the result is stored
back in register ‘f’.
ADDWF Add W and f ASRF Arithmetic Right Shift

Syntax: [ label ] ADDWF f,d Syntax: [ label ] ASRF f {,d}
Operands: 0  f  127 Operands: 0  f  127
d 0,1 d [0,1]
Operation: (W) + (f)  (destination) Operation: (f<7>) dest<7>
(f<7:1>)  dest<6:0>,
(f<0>)  C,
Description: Add the contents of the W register
Status Affected: C, Z
with register ‘f’. If ‘d’ is ‘0’, the result is
stored in the W register. If ‘d’ is ‘1’, the Description: The contents of register ‘f’ are shifted
result is stored back in register ‘f’. one bit to the right through the Carry
flag. The MSb remains unchanged. If
‘d’ is ‘0’, the result is placed in W. If ‘d’
is ‘1’, the result is stored back in reg-
ister ‘f’.
ADDWFC ADD W and CARRY bit to f register f C
Syntax: [ label ] ADDWFC f {,d}
Operands: 0  f  127
d [0,1]
Operation: (W) + (f) + (C)  dest
Description: Add W, the Carry flag and data mem-
ory location ‘f’. If ‘d’ is ‘0’, the result is
placed in W. If ‘d’ is ‘1’, the result is
placed in data memory location ‘f’.

PIC16(L)F1847
BCF Bit Clear f BTFSC Bit Test f, Skip if Clear
Syntax: [ label ] BCF f,b Syntax: [ label ] BTFSC f,b

0b7 0b7
Operation: 0  (f<b>) Operation: skip if (f<b>) = 0
Status Affected: None Status Affected: None
Description: Bit ‘b’ in register ‘f’ is cleared. Description: If bit ‘b’ in register ‘f’ is ‘1’, the next
instruction is executed.
If bit ‘b’, in register ‘f’, is ‘0’, the next
instruction is discarded, and a NOP is
executed instead, making this a
2-cycle instruction.
BRA Relative Branch BTFSS Bit Test f, Skip if Set

Syntax: [ label ] BRA label Syntax: [ label ] BTFSS f,b
[ label ] BRA $+k Operands: 0  f  127
Operands: -256  label - PC + 1  255 0b<7
-256  k  255 Operation: skip if (f<b>) = 1
Operation: (PC) + 1 + k  PC Status Affected: None
Status Affected: None Description: If bit ‘b’ in register ‘f’ is ‘0’, the next
Description: Add the signed 9-bit literal ‘k’ to the instruction is executed.
PC. Since the PC will have incre- If bit ‘b’ is ‘1’, then the next
mented to fetch the next instruction, instruction is discarded and a NOP is
the new address will be PC + 1 + k. executed instead, making this a
This instruction is a 2-cycle instruc- 2-cycle instruction.
tion. This branch has a limited range.
BRW Relative Branch with W

Syntax: [ label ] BRW
Operands: None
Operation: (PC) + (W)  PC
Status Affected: None
Description: Add the contents of W (unsigned) to
the PC. Since the PC will have incre-
mented to fetch the next instruction,
the new address will be PC + 1 + (W).
This instruction is a 2-cycle instruc-
tion.
BSF Bit Set f

Syntax: [ label ] BSF f,b
0b7
Operation: 1  (f<b>)
Description: Bit ‘b’ in register ‘f’ is set.

PIC16(L)F1847
CALL Call Subroutine CLRWDT Clear Watchdog Timer

Syntax: [ label ] CALL k Syntax: [ label ] CLRWDT
Operands: 0  k  2047 Operands: None
Operation: (PC)+ 1 TOS, Operation: 00h  WDT
k  PC<10:0>, 0  WDT prescaler,
(PCLATH<6:3>)  PC<14:11> 1  TO
Status Affected: None 1  PD
Description: Call Subroutine. First, return address Status Affected: TO, PD
(PC + 1) is pushed onto the stack. Description: CLRWDT instruction resets the Watch-
The 11-bit immediate address is dog Timer. It also resets the prescaler
loaded into PC bits <10:0>. The upper of the WDT.
bits of the PC are loaded from Status bits TO and PD are set.
PCLATH. CALL is a 2-cycle instruc-
tion.
CALLW Subroutine Call With W COMF Complement f
Syntax: [ label ] CALLW Syntax: [ label ] COMF f,d
Operands: None Operands: 0  f  127

d  [0,1]
Operation: (PC) +1  TOS,
(W)  PC<7:0>, Operation: (f)  (destination)
(PCLATH<6:0>) PC<14:8> Status Affected: Z
Description: The contents of register ‘f’ are com-
Status Affected: None plemented. If ‘d’ is ‘0’, the result is
Description: Subroutine call with W. First, the stored in W. If ‘d’ is ‘1’, the result is
return address (PC + 1) is pushed stored back in register ‘f’.
onto the return stack. Then, the con-
tents of W is loaded into PC<7:0>,
and the contents of PCLATH into
PC<14:8>. CALLW is a 2-cycle
instruction.
CLRF Clear f DECF Decrement f

Syntax: [ label ] CLRF f Syntax: [ label ] DECF f,d
d  [0,1]
Operation: 00h  (f)
1Z Operation: (f) - 1  (destination)
Status Affected: Z Status Affected: Z
Description: The contents of register ‘f’ are cleared Description: Decrement register ‘f’. If ‘d’ is ‘0’, the
and the Z bit is set. result is stored in the W
register. If ‘d’ is ‘1’, the result is stored
back in register ‘f’.
CLRW Clear W
Syntax: [ label ] CLRW
Operands: None
Operation: 00h  (W)
1Z
Status Affected: Z
Description: W register is cleared. Zero bit (Z) is
set.

PIC16(L)F1847
DECFSZ Decrement f, Skip if 0 INCFSZ Increment f, Skip if 0

Syntax: [ label ] DECFSZ f,d Syntax: [ label ] INCFSZ f,d
d  [0,1] d  [0,1]
Operation: (f) - 1  (destination); Operation: (f) + 1  (destination),
skip if result = 0 skip if result = 0
Status Affected: None Status Affected: None
Description: The contents of register ‘f’ are decre- Description: The contents of register ‘f’ are incre-
mented. If ‘d’ is ‘0’, the result is placed mented. If ‘d’ is ‘0’, the result is placed
in the W register. If ‘d’ is ‘1’, the result in the W register. If ‘d’ is ‘1’, the result
is placed back in register ‘f’. is placed back in register ‘f’.
If the result is ‘1’, the next instruction is If the result is ‘1’, the next instruction is
executed. If the result is ‘0’, then a executed. If the result is ‘0’, a NOP is
NOP is executed instead, making it a executed instead, making it a 2-cycle
2-cycle instruction. instruction.
GOTO Unconditional Branch IORLW Inclusive OR literal with W

Syntax: [ label ] GOTO k Syntax: [ label ] IORLW k
Operands: 0  k  2047 Operands: 0  k  255
Operation: k  PC<10:0> Operation: (W) .OR. k  (W)
PCLATH<6:3>  PC<14:11> Status Affected: Z
Status Affected: None Description: The contents of the W register are
Description: GOTO is an unconditional branch. The OR’ed with the 8-bit literal ‘k’. The
11-bit immediate value is loaded into result is placed in the W register.
PC bits <10:0>. The upper bits of PC
are loaded from PCLATH<4:3>. GOTO
is a 2-cycle instruction.
INCF Increment f IORWF Inclusive OR W with f

Syntax: [ label ] INCF f,d Syntax: [ label ] IORWF f,d
d  [0,1] d  [0,1]
Operation: (f) + 1  (destination) Operation: (W) .OR. (f)  (destination)
Status Affected: Z Status Affected: Z
Description: The contents of register ‘f’ are incre- Description: Inclusive OR the W register with regis-
mented. If ‘d’ is ‘0’, the result is placed ter ‘f’. If ‘d’ is ‘0’, the result is placed in
in the W register. If ‘d’ is ‘1’, the result the W register. If ‘d’ is ‘1’, the result is
is placed back in register ‘f’. placed back in register ‘f’.

PIC16(L)F1847
LSLF Logical Left Shift MOVF Move f

Syntax: [ label ] LSLF f {,d} Syntax: [ label ] MOVF f,d
d [0,1] d  [0,1]
Operation: (f<7>)  C Operation: (f)  (dest)
(f<6:0>)  dest<7:1>
Status Affected: Z
0  dest<0>
Description: The contents of register f is moved to
a destination dependent upon the
Description: The contents of register ‘f’ are shifted status of d. If d = 0,
one bit to the left through the Carry flag. destination is W register. If d = 1, the
A ‘0’ is shifted into the LSb. If ‘d’ is ‘0’, destination is file register f itself. d = 1
the result is placed in W. If ‘d’ is ‘1’, the is useful to test a file register since
result is stored back in register ‘f’. status flag Z is affected.
C register f 0 Words: 1
Cycles: 1
Example: MOVF FSR, 0
After Instruction
LSRF Logical Right Shift
W = value in FSR register
Syntax: [ label ] LSRF f {,d} Z = 1
d [0,1]
Operation: 0  dest<7>
(f<7:1>)  dest<6:0>,
(f<0>)  C,
Description: The contents of register ‘f’ are shifted
one bit to the right through the Carry
flag. A ‘0’ is shifted into the MSb. If ‘d’ is
‘0’, the result is placed in W. If ‘d’ is ‘1’,
the result is stored back in register ‘f’.
0 register f C

PIC16(L)F1847
MOVIW Move INDFn to W MOVLP Move literal to PCLATH

Syntax: [ label ] MOVIW ++FSRn Syntax: [ label ] MOVLP k
[ label ] MOVIW --FSRn Operands: 0  k  127
[ label ] MOVIW FSRn++
[ label ] MOVIW FSRn-- Operation: k  PCLATH
[ label ] MOVIW k[FSRn] Status Affected: None
Operands: n  [0,1] Description: The 7-bit literal ‘k’ is loaded into the
mm  [00,01, 10, 11] PCLATH register.
-32  k  31
Operation: INDFn  W
Effective address is determined by MOVLW Move literal to W
• FSR + 1 (preincrement)
Syntax: [ label ] MOVLW k
• FSR - 1 (predecrement)
• FSR + k (relative offset) Operands: 0  k  255
After the Move, the FSR value will be
Operation: k  (W)
either:
• FSR + 1 (all increments) Status Affected: None
• FSR - 1 (all decrements) Description: The 8-bit literal ‘k’ is loaded into W reg-
• Unchanged ister. The “don’t cares” will assemble as
Status Affected: Z ‘0’s.
Words: 1
Mode Syntax mm Cycles: 1

Preincrement ++FSRn 00 Example: MOVLW 0x5A
Predecrement --FSRn 01 After Instruction

W = 0x5A
Postincrement FSRn++ 10
Postdecrement FSRn-- 11
MOVWF Move W to f
Syntax: [ label ] MOVWF f
Description: This instruction is used to move data
between W and one of the indirect Operands: 0  f  127
registers (INDFn). Before/after this Operation: (W)  (f)
move, the pointer (FSRn) is updated by
pre/post incrementing/decrementing it. Status Affected: None
Description: Move data from W register to register
Note: The INDFn registers are not ‘f’.
physical registers. Any instruction that Words: 1
accesses an INDFn register actually
accesses the register at the address Cycles: 1
specified by the FSRn. Example: MOVWF OPTION_REG
Before Instruction
FFFFh. Incrementing/decrementing it OPTION_REG = 0xFF
beyond these bounds will cause it to wrap W = 0x4F
After Instruction
around.
OPTION_REG = 0x4F
W = 0x4F
MOVLB Move literal to BSR
Syntax: [ label ] MOVLB k
Operands: 0  k  15
Operation: k  BSR
Description: The 5-bit literal ‘k’ is loaded into the
Bank Select Register (BSR).

PIC16(L)F1847
MOVWI Move W to INDFn NOP No Operation
Syntax: [ label ] MOVWI ++FSRn Syntax: [ label ] NOP

[ label ] MOVWI --FSRn Operands: None
[ label ] MOVWI FSRn++ Operation: No operation
[ label ] MOVWI FSRn--
[ label ] MOVWI k[FSRn] Status Affected: None
Operands: n  [0,1] Description: No operation.
mm  [00,01, 10, 11] Words: 1
-32  k  31
Cycles: 1
Operation: W  INDFn
Effective address is determined by Example: NOP
• FSR + 1 (preincrement)
• FSR - 1 (predecrement)
• FSR + k (relative offset)
After the Move, the FSR value will be
either:
Load OPTION_REG Register
OPTION
• FSR + 1 (all increments) with W
• FSR - 1 (all decrements) Syntax: [ label ] OPTION
Unchanged
Operands: None
Operation: (W)  OPTION_REG
Mode Syntax mm
Description: Move data from W register to
Preincrement ++FSRn 00 OPTION_REG register.
Predecrement --FSRn 01
Postincrement FSRn++ 10 Words: 1
Postdecrement FSRn-- 11 Cycles: 1
Example: OPTION
Description: This instruction is used to move data Before Instruction
between W and one of the indirect OPTION_REG = 0xFF
registers (INDFn). Before/after this W = 0x4F
move, the pointer (FSRn) is updated by After Instruction
pre/post incrementing/decrementing it. OPTION_REG = 0x4F
W = 0x4F
Note: The INDFn registers are not
physical registers. Any instruction that
accesses an INDFn register actually
RESET Software Reset
accesses the register at the address
specified by the FSRn. Syntax: [ label ] RESET
Operands: None
FFFFh. Incrementing/decrementing it Operation: Execute a device Reset. Resets the
beyond these bounds will cause it to nRI flag of the PCON register.
wrap-around. Status Affected: None
The increment/decrement operation on Description: This instruction provides a way to

FSRn WILL NOT affect any Status bits. execute a hardware Reset by soft-
ware.

PIC16(L)F1847
RETFIE Return from Interrupt RETURN Return from Subroutine

Syntax: [ label ] RETFIE k Syntax: [ label ] RETURN
Operands: None Operands: None
Operation: TOS  PC, Operation: TOS  PC
1  GIE Status Affected: None
Status Affected: None Description: Return from subroutine. The stack is
Description: Return from Interrupt. Stack is POPed POPed and the top of the stack (TOS)
and Top-of-Stack (TOS) is loaded in is loaded into the program counter.
the PC. Interrupts are enabled by This is a 2-cycle instruction.
setting Global
Interrupt Enable bit, GIE
(INTCON<7>). This is a 2-cycle
instruction.
Words: 1
Cycles: 2
Example: RETFIE
After Interrupt
PC = TOS
GIE = 1
RETLW Return with literal in W RLF Rotate Left f through Carry

Syntax: [ label ] RETLW k Syntax: [ label ] RLF f,d
Operands: 0  k  255 Operands: 0  f  127
d  [0,1]
Operation: k  (W);
TOS  PC Operation: See description below
Status Affected: None Status Affected: C

Description: The W register is loaded with the 8-bit Description: The contents of register ‘f’ are rotated
literal ‘k’. The program counter is one bit to the left through the Carry
loaded from the top of the stack (the flag. If ‘d’ is ‘0’, the result is placed in
return address). This is a 2-cycle the W register. If ‘d’ is ‘1’, the result is
instruction. stored back in register ‘f’.
Words: 1 C Register f
Cycles: 2
Words: 1
Example: CALL TABLE;W contains table
;offset value Cycles: 1
• ;W now has table value Example: RLF REG1,0
TABLE •
Before Instruction
•
REG1 = 1110 0110
ADDWF PC ;W = offset
C = 0
RETLW k1 ;Begin table
After Instruction
RETLW k2 ;
REG1 = 1110 0110
•
W = 1100 1100
•
C = 1
•
RETLW kn ; End of table
Before Instruction
W = 0x07
After Instruction
W = value of k8

PIC16(L)F1847
SUBLW Subtract W from literal

RRF Rotate Right f through Carry
Syntax: [ label ] SUBLW k
Syntax: [ label ] RRF f,d
Operands: 0 k 255
d  [0,1] Operation: k - (W) W)
Operation: See description below Status Affected: C, DC, Z
Status Affected: C Description: The W register is subtracted (2’s com-

plement method) from the 8-bit literal
Description: The contents of register ‘f’ are rotated ‘k’. The result is placed in the W regis-
one bit to the right through the Carry ter.
flag. If ‘d’ is ‘0’, the result is placed in
the W register. If ‘d’ is ‘1’, the result is C=0 Wk
placed back in register ‘f’.
C=1 Wk
C Register f
DC = 0 W<3:0>  k<3:0>
DC = 1 W<3:0>  k<3:0>
SLEEP Enter Sleep mode SUBWF Subtract W from f

Syntax: [ label ] SLEEP Syntax: [ label ] SUBWF f,d
Operands: None Operands: 0 f 127
d  [0,1]
Operation: 00h  WDT,
0  WDT prescaler, Operation: (f) - (W) destination)
1  TO, Status Affected: C, DC, Z
0  PD
Description: Subtract (2’s complement method) W
Status Affected: TO, PD register from register ‘f’. If ‘d’ is ‘0’, the
Description: The power-down Status bit, PD is result is stored in the W
cleared. Time-out Status bit, TO is register. If ‘d’ is ‘1’, the result is stored
set. Watchdog Timer and its pres- back in register ‘f.
caler are cleared.
The processor is put into Sleep mode C=0 Wf
with the oscillator stopped. C=1 Wf
DC = 0 W<3:0>  f<3:0>
DC = 1 W<3:0>  f<3:0>
SUBWFB Subtract W from f with Borrow

Syntax: SUBWFB f {,d}
d  [0,1]
Operation: (f) – (W) – (B) dest
Description: Subtract W and the BORROW flag
(CARRY) from register ‘f’ (2’s comple-
ment method). If ‘d’ is ‘0’, the result is
stored in W. If ‘d’ is ‘1’, the result is
stored back in register ‘f’.

PIC16(L)F1847
SWAPF Swap Nibbles in f XORLW Exclusive OR literal with W

Syntax: [ label ] SWAPF f,d Syntax: [ label ] XORLW k
Operands: 0  f  127 Operands: 0 k 255
d  [0,1]
Operation: (W) .XOR. k W)
Operation: (f<3:0>)  (destination<7:4>),
Status Affected: Z
(f<7:4>)  (destination<3:0>)
Description: The contents of the W register are
XOR’ed with the 8-bit
Description: The upper and lower nibbles of regis- literal ‘k’. The result is placed in the
ter ‘f’ are exchanged. If ‘d’ is ‘0’, the W register.
result is placed in the W register. If ‘d’
is ‘1’, the result is placed in register ‘f’.
TRIS Load TRIS Register with W XORWF Exclusive OR W with f

Syntax: [ label ] TRIS f Syntax: [ label ] XORWF f,d
Operands: 5f7 Operands: 0  f  127
d  [0,1]
Operation: (W)  TRIS register ‘f’
Operation: (W) .XOR. (f) destination)
Status Affected: Z
Description: Move data from W register to TRIS
register. Description: Exclusive OR the contents of the W
When ‘f’ = 5, TRISA is loaded. register with register ‘f’. If ‘d’ is ‘0’, the
When ‘f’ = 6, TRISB is loaded. result is stored in the W register. If ‘d’
When ‘f’ = 7, TRISC is loaded. is ‘1’, the result is stored back in regis-
ter ‘f’.

PIC16(L)F1847
30.0 ELECTRICAL SPECIFICATIONS
30.1 Absolute Maximum Ratings(†)
Ambient temperature under bias ...................................................................................................... -40°C to +125°C
Storage temperature ........................................................................................................................ -65°C to +150°C
Voltage on pins with respect to VSS
on VDD pin
PIC16F1827 .............................................................................................................. -0.3V to +6.5V
PIC16LF1826/27 ....................................................................................................... -0.3V to +4.0V
on MCLR pin ........................................................................................................................... -0.3V to +9.0V
on all other pins ............................................................................................................ -0.3V to (VDD + 0.3V)
Maximum current
on VSS pin(1)
-40°C  TA  +85°C .............................................................................................................. 170 mA
-40°C  TA  +125°C .............................................................................................................. 70 mA
on VDD pin(1)
-40°C  TA  +85°C .............................................................................................................. 170 mA
-40°C  TA  +125°C .............................................................................................................. 70 mA
on any I/O pin ..................................................................................................................................... 25 mA
Clamp current, IK (VPIN < 0 or VPIN > VDD) ................................................................................................... 20 mA
Note 1: Maximum current rating requires even load distribution across I/O pins. Maximum current rating may be
limited by the device package power dissipation characterizations, see Table 30-6: “Thermal
Characteristics” to calculate device specifications.
† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for
extended periods may affect device reliability.

PIC16(L)F1847
30.2 Standard Operating Conditions
The standard operating conditions for any device are defined as:
Operating Voltage: VDDMIN VDD VDDMAX
Operating Temperature: TA_MIN TA TA_MAX
VDD — Operating Supply Voltage(1)
PIC16LF1826/27
VDDMIN (Fosc  16 MHz) ......................................................................................................... +1.8V
VDDMIN (Fosc  20 MHz) ......................................................................................................... +2.5V
VDDMAX .................................................................................................................................... +3.6V
PIC16F1827
VDDMIN (Fosc  16 MHz) ......................................................................................................... +2.3V
VDDMIN (Fosc  20 MHz) ......................................................................................................... +2.5V
VDDMAX .................................................................................................................................... +5.5V
TA — Operating Ambient Temperature Range
Industrial Temperature
TA_MIN ...................................................................................................................................... -40°C
TA_MAX .................................................................................................................................... +85°C
Extended Temperature
TA_MIN ...................................................................................................................................... -40°C
TA_MAX .................................................................................................................................. +125°C
Note 1: See Parameter D001, DS Characteristics: Supply Voltage.

PIC16(L)F1847
FIGURE 30-1: VOLTAGE FREQUENCY GRAPH, -40°C  TA +125°C, PIC16F1847 ONLY
VDD (V) 5.5
2.5
1.8
0 4 10 16 32
Frequency (MHz)
Note 1: The shaded region indicates the permissible combinations of voltage and frequency.
2: Refer to Table 30-1 for each Oscillator mode’s supported frequencies.
FIGURE 30-2: VOLTAGE FREQUENCY GRAPH, -40°C  TA +125°C, PIC16LF1847 ONLY

VDD (V)
3.6
2.5
1.8
0 4 10 16 32
Frequency (MHz)
Note 1: The shaded region indicates the permissible combinations of voltage and frequency.
2: Refer to Table 30-1 for each oscillator mode’s supported frequencies.

PIC16(L)F1847
30.3 DC Characteristics
TABLE 30-1: SUPPLY VOLTAGE
PIC16LF1847 Standard Operating Conditions (unless otherwise stated)
PIC16F1847
Param. Sym. Characteristic Min. Typ† Max. Units Conditions
No.
D001 VDD Supply Voltage
VDDMIN — VDDMAX V FOSC  16 MHz:
1.8 — 3.6 V FOSC  32 MHz (Note 2)
2.5 3.6
D001 VDD 1.8 — 5.5 V FOSC  16 MHz:
2.5 — 5.5 V FOSC  32 MHz (Note 2)
D002* VDR RAM Data Retention Voltage(1)
1.5 — — V Device in Sleep mode
D002* VDR 1.7 — — V Device in Sleep mode
D002A* VPOR Power-on Reset Release Voltage(3) — 1.6 — V
D002B* VPORR Power-on Reset Rearm Voltage(3)
— 0.8 — V
D002B* VPORR — 1.4 — V
D003 VFVR Fixed Voltage Reference Voltage — 1.024 — V -40°C  TA  +85°C
D003A VADFVR FVR Gain Voltage Accuracy for 1x VFVR, VDD 2.5V
ADC -8 — +6 % 2x VFVR, VDD 2.5V
4x VFVR, VDD 4.75V
D003B VCDAFVR FVR Gain Voltage Accuracy for 1x VFVR, VDD 2.5V
Comparator and DAC -11 — +7 % 2x VFVR, VDD 2.5V
4x VFVR, VDD 4.75V
D004* SVDD VDD Rise Rate(2) 0.05 — — V/ms Ensures that the Power-on Reset
signal is released properly.
* These parameters are characterized but not tested.
† Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not
tested.
Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.
2: PLL required for 32 MHz operation.
3: See Figure 30-3: POR and POR Rearm with Slow Rising VDD.

PIC16(L)F1847
FIGURE 30-3: POR AND POR REARM WITH SLOW RISING VDD
VDD
VPOR
VPORR
SVDD
VSS
NPOR(1)
POR REARM
VSS
TVLOW(2) TPOR(3)
Note 1: When NPOR is low, the device is held in Reset.

2: TPOR 1 s typical.
3: TVLOW 2.7 s typical.

PIC16(L)F1847
TABLE 30-2: SUPPLY CURRENT (IDD)(1,2)

PIC16F1847
Param. Device Conditions

Min. Typ† Max. Units
No. Characteristics VDD Note
D010 — 9.5 14 A 1.8 FOSC = 32 kHz
— 12.5 17 A 3.0 LP Oscillator
-40°C  TA +85°C
D010 — 22 29 A 1.8 FOSC = 32 kHz
— 27 35 A 3.0 LP Oscillator
-40°C  TA +85°C
— 30 38 A 5.0
D010A — 9.5 14 A 1.8 FOSC = 32 kHz
— 12.5 17 A 3.0 LP Oscillator
-40°C  TA +125°C
D010A — 22 29 A 1.8 FOSC = 32 kHz
— 27 35 A 3.0 LP Oscillator
-40°C  TA +125°C
— 30 38 A 5.0
D011 — 105 110 A 1.8 FOSC = 1 MHz
— 160 A 3.0 XT Oscillator
190
D011 — 132 154 A 1.8 FOSC = 1 MHz
220
— 216 290 A 5.0
D012 — 264 370 A 1.8 FOSC = 4 MHz
620
D012 — 285 300 A 1.8 FOSC = 4 MHz
600
— 490 700 A 5.0
D013 — 55 160 A 1.8 FOSC = 1 MHz
— 90 A 3.0 EC Oscillator
230
Medium-Power mode
D013 — 75 95 A 1.8 FOSC = 1 MHz
130
Medium-Power mode
— 145 185 A 5.0
† Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave,
from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O
pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have
an impact on the current consumption.
3: 8 MHz internal oscillator with 4x PLL enabled.
4: 8 MHz crystal oscillator with 4x PLL enabled.
5: For RC oscillator configurations, current through REXT is not included. The current through the resistor can
be extended by the formula IR = VDD/2REXT (mA) with REXT in k

PIC16(L)F1847
TABLE 30-2: SUPPLY CURRENT (IDD)(1,2) (CONTINUED)
PIC16F1847

D014 — 260 338 A 1.8 FOSC = 4 MHz
540
Medium-power mode
D014 — 300 325 A 1.8 FOSC = 4 MHz
515
Medium-power mode
— 520 550 A 5.0
D015 — 10 16 A 1.8 FOSC = 32 kHz
— 12 A 3.0 LFINTOSC
18
D015 — 21 28 A 1.8 FOSC = 32 kHz
— 25 A 3.0 LFINTOSC
34
— 28 36 A 5.0
D016 — 175 215 A 1.8 FOSC = 500 kHz
— 216 A 3.0 MFINTOSC
245
D016 — 175 200 A 1.8 FOSC = 500 kHz
— 195 A 3.0 MFINTOSC
225
— 215 245 A 5.0
D017 — 0.80 1.10 mA 1.8 FOSC = 8 MHz
— 1.36 mA 3.0 HFINTOSC
1.80
D017 — 0.80 1.10 mA 1.8 FOSC = 8 MHz
1.60
— 1.55 1.80 mA 5.0
D018 — 1.20 1.60 mA 1.8 FOSC = 16 MHz
2.90
D018 — 1.20 1.60 mA 1.8 FOSC = 16 MHz
2.30
— 2.30 2.60 mA 5.0
D019 — 3.40 3.60 mA 3.0 FOSC = 32 MHz
— 4.10 mA 3.6 HFINTOSC (Note 3)
4.20

PIC16(L)F1847
TABLE 30-2: SUPPLY CURRENT (IDD)(1,2) (CONTINUED)
PIC16F1847

D019 — 3.50 3.70 mA 3.0 FOSC = 32 MHz
— 4.20 mA 5.0 HFINTOSC (Note 3)
4.30
D020 — 3.20 3.50 mA 3.0 FOSC = 32 MHz
— 3.70 mA 3.6 HS Oscillator (Note 4)
3.90
D020 — 3.30 3.60 mA 3.0 FOSC = 32 MHz
— 3.70 mA 5.0 HS Oscillator (Note 4)
4.10
D021 — 252 350 A 1.8 FOSC = 4 MHz
— 480 A 3.0 EXTRC (Note 5)
580
D021 — 302 425 A 1.8 FOSC = 4 MHz
— 440 A 3.0 EXTRC (Note 5)
680
— 511 780 A 5.0

PIC16(L)F1847
TABLE 30-3: POWER-DOWN CURRENTS (IPD)(1,2)

Operating Conditions: (unless otherwise stated)
PIC16LF1847
Low-Power Sleep Mode
PIC16F1847 Low-Power Sleep Mode
Param. Max. Max. Conditions

Device Characteristics Min. Typ† Units
No. +85°C +125°C VDD Note
D022 — 0.02 1.0 2.4 A 1.8 WDT, BOR and T1OSC disabled,
— 0.03 1.5 3.0 A 3.0 all Peripherals Inactive
D022 — 15 35 44 A 1.8 WDT, BOR and T1OSC disabled,
— 18 40 48 A 3.0 all Peripherals Inactive
— 19 45 65 A 5.0
D023 — 0.3 1 3 A 1.8 LPWDT Current (Note 1)
— 0.8 2 4 A 3.0
D023 — 16 35 44 A 1.8 LPWDT Current (Note 1)
— 19 40 48 A 3.0
— 20 45 65 A 5.0
D023A — 20 25 35 A 1.8 FVR current
— 21 27 37 A 3.0
D023A — 40 62 65 A 1.8 FVR current
— 50 72 75 A 3.0
— 80 115 120 A 5.0
D024 — 8.0 14 16 A 3.0 BOR Current (Note 1)
D024 — 24 47 50 A 3.0 BOR Current (Note 1)
— 29 55 70 A 5.0
D025 — 0.65 3.5 4.0 A 1.8 T1OSC Current (Note 1)
— 2.3 5.0 6.0 A 3.0
D025 — 19 39 45 A 1.8 T1OSC Current (Note 1)
— 21 43 59 A 3.0
— 28 55 75 A 5.0
D026 — 0.03 1.5 3.0 A 1.8 ADC Current (Note 1, 3),
— 0.07 2.0 3.5 A 3.0 no conversion in progress
D026 — 18 38 45 A 1.8 ADC Current (Note 1, 3),

— 20 43 49 A 3.0 no conversion in progress
— 22 46 65 A 5.0
D026A* — 250 — — A 1.8 ADC Current (Note 1, 3),
— 250 — — A 3.0 conversion in progress
D026A* — 280 — — A 1.8 ADC Current (Note 1, 3),
— 280 — — A 3.0 conversion in progress
— 280 — — A 5.0
† Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are
not tested.
Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is
enabled. The peripheral  current can be determined by subtracting the base IDD or IPD current from this limit. Max
values should be used when calculating total current consumption.
2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with
the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.
3: ADC oscillator source is FRC.

PIC16(L)F1847
TABLE 30-3: POWER-DOWN CURRENTS (IPD)(1,2) (CONTINUED)
Operating Conditions: (unless otherwise stated)
PIC16LF1847
Low-Power Sleep Mode
PIC16F1847 Low-Power Sleep Mode
Param. Max. Max. Conditions

Device Characteristics Min. Typ† Units
No. +85°C +125°C VDD Note
D027 — 2.0 6.0 8.0 A 1.8 Cap Sense, Low Power,
— 5.0 9.0 12.0 A 3.0 CPSRM = 0, CPSRNG = 01
(Note 1)
D027 — 21 41 45 A 1.8 Cap Sense, Low Power,
— 23 47 55 A 3.0 CPSRM = 0, CPSRNG = 01
(Note 1)
— 29 55 68 A 5.0
D027A — 6.0 9.0 10 A 1.8 Cap Sense, Medium Power,
— 8.0 13 14 A 3.0 CPSRM = 0, CPSRNG = 10
(Note 1)
D027A — 21 44 47 A 1.8 Cap Sense, Medium Power
— 24 53 60 A 3.0 CPSRM = 0, CPSRNG = 10
(Note 1)
— 27 57 71 A 5.0
D027B — 13 22 24 A 1.8 Cap Sense, High Power,
— 35 65 70 A 3.0 CPSRM = 0, CPSRNG = 11
(Note 1)
D027B — 21 44 50 A 1.8 Cap Sense, High Power,
— 40 68 80 A 3.0 CPSRM = 0, CPSRNG = 11
(Note 1)
— 50 78 90 A 5.0
D028 — 8.0 16 17 A 1.8 Comparator,
— 9.0 18 19 A 3.0 Low Power, CxSP = 0
(Note 1)
D028 — 28 45 50 A 1.8 Comparator,
— 30 56 61 A 3.0 Low Power, CxSP = 0
(Note 1)
— 32 60 80 A 5.0
D028B — 28 46 48 A 1.8 Comparator,
— 29 48 50 A 3.0 Normal Power, CxSP = 1
(Note 1)
D028B — 60 80 85 A 1.8 Comparator,
— 62 85 90 A 3.0 Low Power, CxSP = 1
(Note 1)
— 64 90 105 A 5.0
not tested.
Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is
enabled. The peripheral  current can be determined by subtracting the base IDD or IPD current from this limit. Max
values should be used when calculating total current consumption.
2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with
the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.
3: ADC oscillator source is FRC.

PIC16(L)F1847
TABLE 30-4: DC CHARACTERISTICS: I/O PORTS

Standard Operating Conditions (unless otherwise stated)
Param.
Sym. Characteristic Min. Typ† Max. Units Conditions
No.
VIL Input Low Voltage
I/O PORT:
D030 with TTL buffer — — 0.8 V 4.5V  VDD  5.5V
D030A — — 0.15 VDD V 1.8V  VDD  4.5V
D031 with Schmitt Trigger buffer — — 0.2 VDD V 2.0V  VDD  5.5V
with I2C levels — — 0.3 VDD V
with SMBus levels — — 0.8 V 2.7V  VDD  5.5V
D032 MCLR, OSC1 (RC mode) — — 0.2 VDD V (Note 1)
D033 OSC1 (HS mode) — — 0.3 VDD V
VIH Input High Voltage
I/O PORT:
D040 with TTL buffer 2.0 — — V 4.5V  VDD 5.5V
D040A 0.25 VDD + — — V 1.8V  VDD  4.5V
0.8
D041 with Schmitt Trigger buffer 0.8 VDD — — V 2.0V  VDD  5.5V
with I2C levels 0.7 VDD — — V
with SMBus levels 2.1 — — V 2.7V  VDD  5.5V
D042 MCLR 0.8 VDD — — V
D043A OSC1 (HS mode) 0.7 VDD — — V
D043B OSC1 (RC mode) 0.9 VDD — — V VDD > 2.0V (Note 1)
IIL Input Leakage Current (Note 2)
D060 I/O ports — ±5 ± 125 nA VSS  VPIN  VDD,
Pin at high impedance at 85°C
— ±5 ± 1000 nA VSS  VPIN  VDD
D061 MCLR (Note 3) — ± 50 ± 200 nA VSS  VPIN  VDD
IPUR Weak Pull-up Current
D070 25 100 200 A VDD = 3.3V, VPIN = VSS
25 140 300 A VDD = 5.0V, VPIN = VSS
VOL Output Low Voltage (Note 4)
D080 I/O ports IOL = 8 mA, VDD = 5V
— — 0.6 V IOL = 6 mA, VDD = 3.3V
IOL = 1.8 mA, VDD = 1.8V
VOH Output High Voltage (Note 4)
D090 I/O ports IOH = -3.5 mA, VDD = 5V
VDD - 0.7 — — V IOH = -3 mA, VDD = 3.3V
IOH = -1 mA, VDD = 1.8V
Capacitive Loading Specs on Output Pins
D101* COSC2 OSC2 pin — — 15 pF In XT, HS and LP modes when exter-
nal clock is used to drive OSC1
D101A* CIO All I/O pins — — 50 pF
† Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in
RC mode.
2: Negative current is defined as current sourced by the pin.
3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal
operating conditions. Higher leakage current may be measured at different input voltages.
4: Including OSC2 in CLKOUT mode.

PIC16(L)F1847
TABLE 30-5: MEMORY PROGRAMMING REQUIREMENTS

Param.
No.
Program Memory Programming
Specifications
D110 VIHH Voltage on MCLR/VPP pin 8.0 — 9.0 V (Note 3)
D111 IDDP Supply Current during Programming — — 10 mA
D112 VBE VDD for Bulk Erase 2.7 — VDDMAX V
D113 VPEW VDD for Write or Row Erase VDDMIN — VDDMAX V
D114 IPPPGM Current on MCLR/VPP during Erase/ — 1.0 — mA
Write
D115 IDDPGM Current on VDD during Erase/Write — 5.0 — mA
Data EEPROM Memory
D116 ED Byte Endurance 100K — — E/W -40C to +85C
D117 VDRW VDD for Read/Write VDDMIN — VDDMAX V
D118 TDEW Erase/Write Cycle Time — 4.0 5.0 ms
D119 TRETD Characteristic Retention — 40 — Year Provided no other
specifications are violated
D120 TREF Number of Total Erase/Write 1M 10M — E/W -40°C to +85°C (Note 2)
Cycles before Refresh
Program Flash Memory
D121 EP Cell Endurance 10K — — E/W -40C to +85C (Note 1)
D122 VPRW VDD for Read/Write VDDMIN — VDDMAX V
D123 TIW Self-timed Write Cycle Time — 2 2.5 ms
D124 TRETD Characteristic Retention — 40 — Year Provided no other
specifications are violated
not tested.
Note 1: Self-write and Block Erase.
2: Refer to Section 11.2 “Using the Data EEPROM” for a more detailed discussion on data EEPROM endurance.
3: Required only if single-supply programming is disabled.

PIC16(L)F1847
TABLE 30-6: THERMAL CHARACTERISTICS
Param.
Sym. Characteristic Typ. Units Conditions
No.
TH01 JA Thermal Resistance Junction to Ambient 65.5 C/W 18-pin PDIP package
76.0 C/W 18-pin SOIC package
87.3 C/W 20-pin SSOP package
31.1 C/W 28-pin QFN (6x6mm) package
52.5 C/W 28-pin UQFN (4x4mm) package
81.2 C/W 28-pin VQFN (4x4mm) package
TH02 JC Thermal Resistance Junction to Case 29.5 C/W 18-pin PDIP package
23.5 C/W 18-pin SOIC package
31.1 C/W 20-pin SSOP package
5.0 C/W 28-pin QFN (6x6mm) package
9.5 C/W 28-pin UQFN (4x4mm) package
3.99 C/W 28-pin VQFN (4x4mm) package
TH03 TJMAX Maximum Junction Temperature 150 C
TH04 PD Power Dissipation — W PD = PINTERNAL + PI/O
TH05 PINTERNAL Internal Power Dissipation — W PINTERNAL = IDD x VDD (Note 1)
TH06 PI/O I/O Power Dissipation — W PI/O =  (IOL * VOL) +  (IOH * (VDD - VOH))
TH07 PDER Derated Power — W PDER = PDMAX (TJ - TA)/JA (Note 2)
Note 1: IDD is current to run the chip alone without driving any load on the output pins.
2: TA = Ambient Temperature; TJ = Junction Temperature

PIC16(L)F1847
30.4 AC Characteristics
Timing Parameter Symbology has been created with one of the following formats:
1. TppS2ppS
2. TppS
T
F Frequency T Time
Lowercase letters (pp) and their meanings:
pp
cc CCP1 osc OSC1
ck CLKOUT rd RD
cs CS rw RD or WR
di SDIx sc SCKx
do SDO ss SS
dt Data in t0 T0CKI
io I/O PORT t1 T1CKI
mc MCLR wr WR
Uppercase letters and their meanings:
S
F Fall P Period
H High R Rise
I Invalid (High-impedance) V Valid
L Low Z High-impedance
FIGURE 30-4: LOAD CONDITIONS

Load Condition
Pin CL
VSS
Legend: CL = 50 pF for all pins, 15 pF for

OSC2 output

PIC16(L)F1847
FIGURE 30-5: CLOCK TIMING
Q4 Q1 Q2 Q3 Q4 Q1
OSC1/CLKIN
OS02
OS04 OS04
OS03
OSC2/CLKOUT
(LP,XT,HS Modes)
OSC2/CLKOUT
(CLKOUT Mode)
TABLE 30-7: CLOCK OSCILLATOR TIMING REQUIREMENTS

Param.
No.
OS01 FOSC External CLKIN Frequency(1) DC — 0.5 MHz External Clock (ECL)
DC — 4 MHz External Clock (ECM)
DC — 20 MHz External Clock (ECH)
Oscillator Frequency(1) — 32.768 — kHz LP Oscillator
0.1 — 4 MHz XT Oscillator
1 — 4 MHz HS Oscillator
1 — 20 MHz HS Oscillator, VDD > 2.7V
DC — 4 MHz EXTRC, VDD > 2.0V
OS02 TOSC External CLKIN Period(1) 27 —  µs LP Oscillator
250 —  ns XT Oscillator
50 —  ns HS Oscillator
50 —  ns External Clock (EC)
Oscillator Period(1) — 30.5 — µs LP Oscillator
250 — 10,000 ns XT Oscillator
50 — 1,000 ns HS Oscillator
250 — — ns EXTRC
OS03 TCY Instruction Cycle Time(1) 200 TCY DC ns TCY = 4/FOSC
OS04* TosH, External CLKIN High 2 — — µs LP Oscillator
TosL External CLKIN Low 100 — — ns XT Oscillator
20 — — ns HS Oscillator
OS05* TosR, External CLKIN Rise 0 — — ns LP Oscillator
TosF External CLKIN Fall 0 — — ns XT Oscillator
0 — — ns HS Oscillator
†Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not
tested.
Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on
characterization data for that particular oscillator type under standard operating conditions with the device executing code.
Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current con-
sumption. All devices are tested to operate at “min” values with an external clock applied to CLKIN pin. When an external
clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.

PIC16(L)F1847
TABLE 30-8: OSCILLATOR PARAMETERS
Param. Freq.
No. Tolerance
OS08 HFOSC Internal Calibrated HFINTOSC 2% — 16.0 — MHz 0°C  TA  +60°C, VDD  2.5V
Frequency(1) 3% — 16.0 — MHz 60°C  TA  +85°C, VDD  2.5V
5% — 16.0 — MHz -40°C  TA  +125°C
OS08A MFOSC Internal Calibrated MFINTOSC 2% — 500 — MHz 0°C  TA  +60°C, VDD  2.5V
Frequency(1) 3% — 500 — kHz 60°C  TA  +85°C, VDD  2.5V
5% — 500 — kHz -40°C  TA  +125°C
OS09 LFOSC Internal LFINTOSC Frequency(2) — — 31 — kHz
OS10* TIOSC ST HFINTOSC — — 5 8 s
Wake-up from Sleep Start-up Time
MFINTOSC — — 20 30 s
OS10A* TLFOSC ST LFINTOSC — — 0.5 — ms -40°C  TA  +125°C
*
These parameters are characterized but not tested.
†
Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not
tested.
Note 1: To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as pos-
sible. 0.1 F and 0.01 F values in parallel are recommended.
2: See Figure 31-60: LFINTOSC Frequency over Vdd and Temperature, PIC16LF1847 only and
Figure 31-61: LFINTOSC Frequency over Vdd and Temperature, PIC16F1847 only.
FIGURE 30-6: HFINTOSC FREQUENCY ACCURACY OVER DEVICE VDD AND TEMPERATURE
125
± 5%
85
± 3%
Temperature (°C)
60
25 ± 2%
0
-20 ± 5%
-40
1.8 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
TABLE 30-9: PLL CLOCK TIMING SPECIFICATIONS
Operating Conditions (unless otherwise stated)
2.7V ≤ VDD ≤ 5.5V , -40°C ≤ TA ≤ + 125°C
Param.
No.
F10 FOSC Oscillator Frequency Range (Note 1) 4 — 8 MHz
F11 FSYS On-Chip VCO System Frequency 16 — 32 MHz
F12 TRC PLL Start-up Time (Lock Time) — — 2 ms
F13* CLK CLKOUT Stability (Jitter) -0.25% — +0.25% %
† Data in “Typ” column is at 3V, 25C unless otherwise stated. These parameters are for design guidance
Note 1: The min. and max. frequency specifications are the oscillator nominal frequencies. Oscillators may have
frequency tolerances of up to 5%.

PIC16(L)F1847
FIGURE 30-7: CLKOUT AND I/O TIMING
Cycle Write Fetch Read Execute

Q4 Q1 Q2 Q3
FOSC
OS11 OS12
OS20
CLKOUT OS21
OS19 OS16 OS18
OS13 OS17
I/O pin
(Input)
OS15 OS14
I/O pin Old Value New Value
(Output)
OS18, OS19
TABLE 30-10: CLKOUT AND I/O TIMING PARAMETERS

Param.
No.
OS11 TosH2ckL FOSC to CLKOUT(1) — — 70 ns 3.3V  VDD 5.0V

OS12 TosH2ckH FOSC to CLKOUT(1) — — 72 ns 3.3V  VDD 5.0V
OS13 TckL2ioV CLKOUT to Port out valid (1)
— — 20 ns
OS14 TioV2ckH Port input valid before CLKOUT(1) TOSC + 200 ns — — ns
OS15 TosH2ioV Fosc (Q1 cycle) to Port out valid — 50 70* ns 3.3V  VDD 5.0V
OS16 TosH2ioI Fosc (Q2 cycle) to Port input invalid 50 — — ns 3.3V  VDD 5.0V
(I/O in setup time)
OS17 TioV2osH Port input valid to Fosc(Q2 cycle) 20 — — ns
(I/O in setup time)
OS18* TioR Port output rise time — 40 72 ns VDD = 1.8V
— 15 32 3.3V  VDD 5.0V
OS19* TioF Port output fall time — 28 55 ns VDD = 1.8V
— 15 30 3.3V  VDD 5.0V
OS20* Tinp INT pin input high or low time 25 — — ns
OS21* Tioc Interrupt-on-change new input level time 25 — — ns
† Data in “Typ” column is at 3.0V, 25C unless otherwise stated.
Note 1: Measurements are taken in EXTRC mode where CLKOUT output is 4 x TOSC.

PIC16(L)F1847
FIGURE 30-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER TIMING
VDD
MCLR
30
Internal
POR
33
PWRT
Time-out 32
OSC
Start-Up Time
Internal Reset(1)
Watchdog Timer
Reset(1)
31
34
34
I/O pins
Note 1: Asserted low.

PIC16(L)F1847
TABLE 30-11: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET PARAMETERS
Param.
No.
30 TMCL MCLR Pulse Width (low) 2 — — s

31 TWDTLP Low-Power Watchdog Timer 12 16 20 ms VDD = 3.3V-5V,
Time-out Period 1:512 Prescaler used
32 TOST Oscillator Start-up Timer Period — 1024 — Tosc
(Note 1)
33* TPWRT Power-up Timer Period 58 74 92 ms PWRTE = 0
34* TIOZ I/O high-impedance from MCLR Low — — 2.0 s
or Watchdog Timer Reset
35 VBOR Brown-out Reset Voltage (Note 2) 2.55 2.70 2.85 V BORV= 0
1.80 1.9 2.05 BORV= 1
36* VHYST Brown-out Reset Hysteresis 20 52 85 mV BORV= 0, -40°C  TA  +85°C
12 38 65 mV BORV= 1, -40°C  TA  +85°C
37* TBORDC Brown-out Reset DC Response 1 3 35 s VDD  VBOR
Time
*
These parameters are characterized but not tested.
†
Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance
Note 1: By design, the Oscillator Start-up Timer (OST) counts the first 1024 cycles, independent of frequency.
2: To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as
possible. 0.1 F values in parallel are recommended.
FIGURE 30-9: BROWN-OUT RESET TIMING AND CHARACTERISTICS
VDD
VBOR and VHYST
VBOR
(Device in Brown-out Reset) (Device not in Brown-out Reset)
37
Reset
33
(due to BOR)

PIC16(L)F1847
FIGURE 30-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS
T0CKI
40 41
42
T1CKI
45 46
47 49
TMR0 or
TMR1
TABLE 30-12: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param.
No.
40* TT0H T0CKI High Pulse Width No Prescaler 0.5 TCY + 20 — — ns
With Prescaler 10 — — ns
41* TT0L T0CKI Low Pulse Width No Prescaler 0.5 TCY + 20 — — ns
42* TT0P T0CKI Period Greater of: — — ns N = prescale value
20 or TCY + 40
N
45* TT1H T1CKI High Synchronous, No Prescaler 0.5 TCY + 20 — — ns
Time Synchronous, with Prescaler 15 — — ns
Asynchronous 30 — — ns
46* TT1L T1CKI Low Synchronous, No Prescaler 0.5 TCY + 20 — — ns
Time Synchronous, with Prescaler 15 — — ns
47* TT1P T1CKI Input Synchronous Greater of: — — ns N = prescale value
Period 30 or TCY + 40
N
48 FT1 Secondary Oscillator Input Frequency Range 32.4 32.768 33.1 kHz
(Oscillator enabled by setting bit T1OSCEN)
49* TCKEZTMR1 Delay from External Clock Edge to Timer 2 TOSC — 7 TOSC — Timers in Sync
Increment mode
tested.

PIC16(L)F1847
FIGURE 30-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)
CCP
(Capture mode)
CC01 CC02
CC03
Note: Refer to Figure 30-4 for load conditions.
TABLE 30-13: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Param.
No.
CC01* TccL CCPx Input Low Time No Prescaler 0.5TCY + 20 — — ns
CC02* TccH CCPx Input High Time No Prescaler 0.5TCY + 20 — — ns
CC03* TccP CCPx Input Period 3TCY + 40 — — ns N = prescale value
N
tested.

PIC16(L)F1847
TABLE 30-14: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS(1,2,3)
VDD = 3.0V, TA = 25°C
Param.
No.
AD01 NR Resolution — — 10 bit
AD02 EIL Integral Error — ±1 ±1.7 LSb VREF = 3.0V
AD03 EDL Differential Error — ±1 — LSb No missing codes
VREF = 3.0V
AD04 EOFF Offset Error — ±1 ±2.5 LSb VREF = 3.0V
AD05 EGN Gain Error — ±1 ±2.0 LSb VREF = 3.0V
AD06 VREF Reference Voltage(4) 1.8 — VDD V VREF = (VREF+ minus VREF-)
AD07 VAIN Full-Scale Range VSS — VREF V
AD08 ZAIN Recommended Impedance of — — 10 k Can go higher if external 0.01F capacitor is
Analog Voltage Source present on input pin.
tested.
Note 1: Total Absolute Error includes integral, differential, offset and gain errors.
2: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.
3: See Section 31.0 “DC and AC Characteristics Graphs and Charts” for operating characterization.
4: ADC VREF is determined by ADPREF<1:0> and ADNREF<1> bits.
TABLE 30-15: ADC CONVERSION REQUIREMENTS

Param.
No.
AD130* TAD ADC Clock Period 1.0 — 9.0 s FOSC-based
ADC Internal RC Oscillator 1.0 2.5 6.0 s ADCS<2:0> = x11 (ADC FRC mode)
Period
AD131 TCNV Conversion Time (not — 11 — TAD Set GO/DONE bit to conversion
including Acquisition Time)(1) complete
AD132* TACQ Acquisition Time — 5.0 — s
AD133* THCD Holding Capacitor Disconnect — 1/2 TAD — FOSC-based
Time — 1/2 TAD + 1TCY — ADCS<2:0> = x11 (ADC FRC mode)
*These parameters are characterized but not tested.
†Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not
tested.
Note 1: The ADRES register may be read on the following TCY cycle.

PIC16(L)F1847
FIGURE 30-12: ADC CONVERSION TIMING (ADC CLOCK FOSC-BASED)
BSF ADCON0, GO
1 TCY
AD133
AD131
Q4
AD130
ADC_clk
ADC Data 9 8 7 6 3 2 1 0
ADRES OLD_DATA NEW_DATA
ADIF 1 TCY
GO DONE
Sampling Stopped
Sample AD132
FIGURE 30-13: ADC CONVERSION TIMING (ADC CLOCK FROM FRC)
BSF ADCON0, GO
AD133 1 TCY
AD131
Q4
AD130
ADC_clk
ADC Data 9 8 7 6 3 2 1 0
ADRES OLD_DATA NEW_DATA
ADIF 1 TCY
GO DONE
AD132 Sampling Stopped

Sample
Note 1: If the ADC clock source is selected as FRC, a time of TCY is added before the ADC clock starts. This allows the
SLEEP instruction to be executed.

PIC16(L)F1847
TABLE 30-16: COMPARATOR SPECIFICATIONS(1)
VDD = 3.0V, TA = 25°C
Param.
Sym. Characteristics Min. Typ. Max. Units Comments
No.
CM01 VIOFF Input Offset Voltage — ±7.5 ±60 mV CxSP = 1
VICM = VDD/2
CM02 VICM Input Common Mode Voltage 0 — VDD V
CM03 CMRR Common Mode Rejection Ratio — 50 — dB
CM04A Response Time Rising Edge — 400 800 ns CxSP = 1
CM04B TRESP(2) Response Time Falling Edge — 200 400 ns CxSP = 1
CM04C Response Time Rising Edge — 1200 — ns CxSP = 0
CM04D Response Time Falling Edge — 550 — ns CxSP = 0
CM05 TMC2OV Comparator Mode Change to — — 10 s
Output Valid*
CM06 CHYSTER Comparator Hysteresis — 50 — mV CxHYS = 1, CxSP = 1
— 10 — mV CxHYS = 1, CxSP = 0
Note 1: See Section 31.0 “DC and AC Characteristics Graphs and Charts” for operating characterization.
2: Response time measured with one comparator input at VDD/2, while the other input transitions from VSS to
VDD.
TABLE 30-17: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS(1)

VDD = 3.0V, TA = 25°C
Param.
Sym. Characteristics Min. Typ. Max. Units Comments
No.
DAC01* CLSB Step Size — VDD/32 — V
DAC02* CACC Absolute Accuracy — —  1/2 LSb
DAC03* CR Unit Resistor Value (R) — 5000 — 
DAC04* CST Settling Time(2) — — 10 s
Note 1: See Section 31.0 “DC and AC Characteristics Graphs and Charts” for operating characterization.
2: Settling time measured while DACR<4:0> transitions from ‘0000’ to ‘1111’.

PIC16(L)F1847
FIGURE 30-14: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING
CK
US121 US121
DT
US120 US122
TABLE 30-18: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param.
Symbol Characteristic Min. Max. Units Conditions
No.
US120 TCKH2DTV SYNC XMIT (Master and Slave) — 80 ns 3.0V  VDD  5.5V
Clock high to data-out valid — 100 ns 1.8V  VDD  5.5V
US121 TCKRF Clock out rise time and fall time — 45 ns 3.0V  VDD  5.5V
(Master mode) — 50 ns 1.8V  VDD  5.5V
US122 TDTRF Data-out rise time and fall time — 45 ns 3.0V  VDD  5.5V
— 50 ns 1.8V  VDD  5.5V
FIGURE 30-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING
CK
US125
DT
US126
TABLE 30-19: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param.
No.
US125 TDTV2CKL SYNC RCV (Master and Slave)
Data-hold before CK  (DT hold time) 10 — ns
US126 TCKL2DTL Data-hold after CK  (DT hold time) 15 — ns

PIC16(L)F1847
FIGURE 30-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)
SSx
SP70
SCKx
(CKP = 0)
SP71 SP72
SP78 SP79
SCKx
(CKP = 1)
SP79 SP78
SP80
SDOx MSb bit 6 - - - - - -1 LSb
SP75, SP76
SDIx MSb In bit 6 - - - -1 LSb In
SP74
SP73
FIGURE 30-17: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)
SSx
SP81
SCKx
(CKP = 0)
SP71 SP72
SP79
SP73
SCKx
(CKP = 1)
SP80
SP78
SP75, SP76
SP74

PIC16(L)F1847
FIGURE 30-18: SPI SLAVE MODE TIMING (CKE = 0)
SSx
SP70
SCKx SP83
(CKP = 0)
SP71 SP72
SP78 SP79
SCKx
(CKP = 1)
SP79 SP78
SP80
SP75, SP76 SP77
SP74
SP73
FIGURE 30-19: SPI SLAVE MODE TIMING (CKE = 1)
SP82
SSx
SP70
SCKx SP83
(CKP = 0)
SP71 SP72
SCKx
(CKP = 1)
SP80
SP77
SP75, SP76
SDIx
MSb In bit 6 - - - -1 LSb In
SP74

PIC16(L)F1847
TABLE 30-20: SPI MODE REQUIREMENTS
Param.
Symbol Characteristic Min. Typ† Max. Units Conditions
No.
SP70* TSSL2SCH, SS to SCK or SCK input 2.25 TCY — — ns

TSSL2SCL
SP71* TSCH SCK input high time (Slave mode) 1 TCY + 20 — — ns
SP72* TSCL SCK input low time (Slave mode) 1 TCY + 20 — — ns
SP73* TDIV2SCH, Setup time of SDI data input to SCK 100 — — ns
TDIV2SCL edge
SP74* TSCH2DIL, Hold time of SDI data input to SCK 100 — — ns
TSCL2DIL edge
SP75* TDOR SDO data output rise time — 10 25 ns 3.0V  VDD  5.5V
— 25 50 ns 1.8V  VDD  5.5V
SP76* TDOF SDO data output fall time — 10 25 ns
SP77* TSSH2DOZ SS to SDO output high-impedance 10 — 50 ns
SP78* TSCR SCK output rise time — 10 25 ns 3.0V  VDD  5.5V
(Master mode) — 25 50 ns 1.8V  VDD  5.5V
SP79* TSCF SCK output fall time (Master mode) — 10 25 ns
SP80* TSCH2DOV, SDO data output valid after SCK — — 50 ns 3.0V  VDD  5.5V
TSCL2DOV edge — — 145 ns 1.8V  VDD  5.5V
SP81* TDOV2SCH, SDO data output setup to SCK edge 1 Tcy — — ns
TDOV2SCL
SP82* TSSL2DOV SDO data output valid after SS — — 50 ns
edge
SP83* TSCH2SSH, SS after SCK edge 1.5 TCY + 40 — — ns
TSCL2SSH

PIC16(L)F1847
FIGURE 30-20: I2C BUS START/STOP BITS TIMING
SCLx
SP91 SP93
SP90 SP92
SDAx
Start Stop
Condition Condition
TABLE 30-21: I2C BUS START/STOP BITS REQUIREMENTS

Param.
Symbol Characteristic Min. Typ Max. Units Conditions
No.
SP90* TSU:STA Start condition 100 kHz mode 4700 — — ns Only relevant for Repeated
Setup time 400 kHz mode 600 — — Start condition
SP91* THD:STA Start condition 100 kHz mode 4000 — — ns After this period, the first
Hold time 400 kHz mode 600 — — clock pulse is generated
SP92* TSU:STO Stop condition 100 kHz mode 4700 — — ns
Setup time 400 kHz mode 600 — —
SP93 THD:STO Stop condition 100 kHz mode 4000 — — ns
Hold time 400 kHz mode 600 — —

PIC16(L)F1847
FIGURE 30-21: I2C BUS DATA TIMING
SP103 SP100 SP102

SP101
SCLx
SP90
SP106
SP107
SP91 SP92
SDAx
In
SP110
SP109
SP109
SDAx
Out

PIC16(L)F1847
TABLE 30-22: I2C BUS DATA REQUIREMENTS
Param.
No.
SP100* THIGH Clock high time 100 kHz mode 4.0 — s Device must operate at a
minimum of 1.5 MHz
400 kHz mode 0.6 — s Device must operate at a
minimum of 10 MHz
SSP module 1.5TCY —
SP101* TLOW Clock low time 100 kHz mode 4.7 — s Device must operate at a
minimum of 1.5 MHz
400 kHz mode 1.3 — s Device must operate at a
minimum of 10 MHz
SSP module 1.5TCY —
SP102* TR SDA and SCL rise 100 kHz mode — 1000 ns
time 400 kHz mode 20 + 0.1CB 300 ns CB is specified to be from
10-400 pF
SP103* TF SDA and SCL fall 100 kHz mode — 250 ns
time 400 kHz mode 20 + 0.1CB 250 ns CB is specified to be from
10-400 pF
SP106* THD:DAT Data input hold time 100 kHz mode 0 — ns
400 kHz mode 0 0.9 s
SP107* TSU:DAT Data input setup 100 kHz mode 250 — ns (Note 2)
time 400 kHz mode 100 — ns
SP109* TAA Output valid from 100 kHz mode — 3500 ns (Note 1)
clock 400 kHz mode — — ns
SP110* TBUF Bus free time 100 kHz mode 4.7 — s Time the bus must be free
400 kHz mode 1.3 — s before a new transmission
can start
SP111 CB Bus capacitive loading — 400 pF
Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region
(min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
2: A Fast mode (400 kHz) I2C bus device can be used in a Standard mode (100 kHz) I2C bus system, but the
requirement TSU:DAT 250 ns must then be met. This will automatically be the case if the device does not
stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it
must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the
Standard mode I2C bus specification), before the SCL line is released.

PIC16(L)F1847
TABLE 30-23: CAP SENSE OSCILLATOR SPECIFICATIONS
Param.
Symbol Characteristic Min. Typ† Max. Units Conditions
No.
CS01* ISRC Current Source High — -8 — A (Note 1)

Medium — -1.5 — A (Note 1)
Low — -0.3 — A (Note 1)
CS02* ISNK Current Sink High — 7.5 — A (Note 1)
Medium — 1.5 — A (Note 1)
Low — 0.25 — A (Note 1)
CS03* VCTH Cap Threshold — 0.8 — V
CS04* VCTL Cap Threshold — 0.4 — V
CS05* VCHYST CAP HYSTERESIS High — 525 — mV
(VCTH - VCTL) Medium — 375 — mV
Low — 300 — mV
Note 1: See Figure 31-62: Cap Sense Current Sink/Source Characteristics Fixed Voltage Reference (CPSRM = 0), High
Current Range (CPSRNG = 11),
Figure 31-63: Cap Sense Current Sink/Source Characteristics Fixed Voltage Reference (CPSRM = 0), Medium Current
Range (CPSRNG = 10) and
Figure 31-64: Cap Sense Current Sink/Source Characteristics Fixed Voltage Reference (CPSRM = 0), Low Current
Range (CPSRNG = 01)
FIGURE 30-22: CAP SENSE OSCILLATOR
VCTH
VCTL
ISRC ISNK
Enabled Enabled

PIC16(L)F1847
31.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS
The graphs and tables provided in this section are for design guidance and are not tested.
In some graphs or tables, the data presented are outside specified operating range (i.e., outside specified VDD
range). This is for information only and devices are ensured to operate properly only within the specified range.
Note: The graphs and tables provided following this note are a statistical summary based on a limited number of
samples and are provided for informational purposes only. The performance characteristics listed herein
are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified
operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.
“Typical” represents the mean of the distribution at 25C. “MAXIMUM”, “Max.”, “MINIMUM” or “Min.”
represents (mean + 3) or (mean - 3) respectively, where  is a standard deviation, over each
temperature range.

PIC16(L)F1847
FIGURE 31-1: IDD, LP OSCILLATOR MODE, FOSC = 32 kHz, PIC16LF1847 ONLY
20
Max: 85°C + 3ı Max.
Typical: 25°C
15
Typical
IDD (μA)
10
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-2: IDD, LP OSCILLATOR MODE, FOSC = 32 kHz, PIC16F1847 ONLY
40
35 Typical: 25°C
Typical
30
25
IDD (μA)
20
15
10
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-3: IDD TYPICAL, XT AND EXTRC OSCILLATOR, PIC16LF1847 ONLY
600
4 MHz XT
500 Typical: 25°C
400 4 MHz EXTRC

IDD (μA)
300
200 1 MHz XT
100
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-4: IDD MAXIMUM, XT AND EXTRC OSCILLATOR, PIC16LF1847 ONLY
700
4 MHz XT
600 Max: 85°C + 3ı
500 4 MHz EXTRC
400
IDD (μA)
300
1 MHz XT
200
100
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)

PIC16(L)F1847
FIGURE 31-5: IDD TYPICAL, XT AND EXTRC OSCILLATOR, PIC16F1847 ONLY
600
4 MHz EXTRC
500 Typical: 25°C
400 4 MHz XT
IDD (μA)
300
1 MHz XT
200
100
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)
FIGURE 31-6: IDD MAXIMUM, XT AND EXTRC OSCILLATOR, PIC16F1847 ONLY
900
800 Max: 85°C + 3ı 4 MHz EXTRC
700
600 4 MHz XT
500
IDD (μA)
400
300 1 MHz XT
200
100
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-7: IDD TYPICAL, EC OSCILLATOR, MEDIUM-POWER MODE, PIC16LF1847 ONLY
450
400 Typical: 25°C

4 MHz
350
300
250
IDD (μA)
200
150
100
50 1 MHz
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-8: IDD MAXIMUM, EC OSCILLATOR, MEDIUM-POWER MODE, PIC16LF1847 ONLY
600
500 Max: 85°C + 3ı

4 MHz
400
IDD (μA)
300
200
1 MHz
100
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)

PIC16(L)F1847
FIGURE 31-9: IDD TYPICAL, EC OSCILLATOR, MEDIUM-POWER MODE, PIC16F1847 ONLY
600
500 Typical: 25°C

4 MHz
400
IDD (μA)
300
200
1 MHz
100
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)
FIGURE 31-10: IDD MAXIMUM, EC OSCILLATOR, MEDIUM-POWER MODE, PIC16F1847 ONLY
600
500 Max: 85°C + 3ı 4 MHz
400
IDD (μA)
300
200 1 MHz
100
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-11: IDD, LFINTOSC MODE, FOSC = 31 kHz, PIC16LF1847 ONLY
20
Max.
15
IDD (μA)
10 Typical
5
Max: 85°C + 3ı
Typical: 25°C
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-12: IDD, LFINTOSC MODE, FOSC = 31 kHz, PIC16F1847 ONLY
40
35
Max.
30
25 Typical
IDD (μA)
20
15
10
Max: 85°C + 3ı
5 Typical: 25°C
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-13: IDD, MFINTOSC MODE, FOSC = 500 kHz, PIC16LF1847 ONLY
260
Max: 85°C + 3ı
240 Typical: 25°C
Max.
220
200 Typical
IDD (μA)
180
160
140
120
100
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-14: IDD, MFINTOSC MODE, FOSC = 500 kHz, PIC16F1847 ONLY
260
Max: 85°C + 3ı
240
Typical: 25°C
Max.
220
200
Typical
IDD (μA)
180
160
140
120
100
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-15: IDD TYPICAL, HFINTOSC MODE, PIC16LF1847 ONLY
4.0
3.5 Typical: 25°C
3.0
2.5
16 MHz
IDD (mA)
2.0
8 MHz
1.5
1.0
0.5
0.0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-16: IDD MAXIMUM, HFINTOSC MODE, PIC16LF1847 ONLY
4.0
3.5 Typical: 25°C
3.0
2.5
16 MHz
IDD (mA)
2.0
8 MHz
1.5
1.0
0.5
0.0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)

PIC16(L)F1847
FIGURE 31-17: IDD TYPICAL, HFINTOSC MODE, PIC16F1847 ONLY
4.5
32 MHz (PLL)
4.0 Typical: 25°C
3.5
3.0
16 MHz
2.5
IDD (mA)
2.0
8 MHz
1.5
1.0
0.5
0.0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)
FIGURE 31-18: IDD MAXIMUM, HFINTOSC MODE, PIC16F1847 ONLY
5.0
4.5 Max: 85°C + 3ı

32 MHz (PLL)
4.0
3.5
3.0
IDD (mA)
16 MHz
2.5
2.0 8 MHz
1.5
1.0
0.5
0.0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-19: IDD, HS OSCILLATOR, 32 MHz (8 MHz + 4x PLL), PIC16LF1847 ONLY
4.5
Max: 85°C + 3ı Max
4.0
Typical: 25°C
3.5
3.0 Typical
2.5
IDD (mA)
2.0
1.5
1.0
0.5
0.0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-20: IDD, HS OSCILLATOR, 32 MHz (8 MHz + 4x PLL), PIC16F1847 ONLY
4.5
Max: 85°C + 3ı Max
4.0 Typical: 25°C
3.5
Typical
3.0
2.5
IDD (mA)
2.0
1.5
1.0
0.5
0.0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-21: IPD BASE, LOW-POWER SLEEP MODE, PIC16LF1847 ONLY
1.60
Max: 85°C + 3ı
1.40 Typical: 25°C
Max.
1.20
1.00
IPD (μA)
0.80
0.60
0.40
0.20
Typical
0.00
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-22: IPD BASE, LOW-POWER SLEEP MODE, PIC16F1847 ONLY
50
Max: 85°C + 3ı
45 Typical: 25°C Max.
40
35
30
D (μA)
25
IPD
20 Typical
15
10
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-23: IPD, WATCHDOG TIMER (WDT), PIC16LF1847 ONLY
2.5
Max.
2 Max: 85°C + 3ı
Typical: 25°C
1.5
(μA)
IPD (μA
1 Typical
0.5
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-24: IPD, WATCHDOG TIMER (WDT), PIC16F1847 ONLY
50
Max: 85°C + 3ı
40
35
30
(μA)
IPD (μ
25
Typical
20
15
10
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-25: IPD, FIXED VOLTAGE REFERENCE (FVR), PIC16LF1847 ONLY
30
25 Max.
20
Typical
(μA)
IPD (μA
15
10
Max: 85°C + 3ı
5
Typical: 25°C
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-26: IPD, FIXED VOLTAGE REFERENCE (FVR), PIC16F1847 ONLY
140
Max: 85°C + 3ı
Ma
120 Typical: 25°C
100 Max.
(μA)
80
IPD (μ
Typical
60
40
20
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-27: IPD, BROWN-OUT RESET (BOR), BORV = 1, PIC16LF1847 ONLY
16
M
Max.
Max: 85°C + 3ı
14
Typical: 25°C
12
μA)
IPD (μA)
10
Typical
8
4
1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-28: IPD, BROWN-OUT RESET (BOR), BORV = 1, PIC16F1847 ONLY
60
Max
Max.
50
40
IPD (μA)
30 Typical
20
Max: 85°C + 3ı
10
Typical: 25°C
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-29: IPD, TIMER1 OSCILLATOR, FOSC = 32 kHz, PIC16LF1847 ONLY
6.0
Max
Max.
Max: 85°C + 3ı
5.0
Typical: 25°C
4.0
(μA)
IPD (μA
3.0
Typical
2.0
1.0
0.0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-30: IPD, TIMER1 OSCILLATOR, FOSC = 32 kHz, PIC16F1847 ONLY
60
Max.
50
40
(μA)
IPD (μ
30
Typical
20
10 Max: 85°C + 3ı
Typical: 25°C
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-31: IPD, CAPACITIVE SENSING (CPS) MODULE, LOW-CURRENT RANGE,
CPSRM = 0, CPSRNG = 01, PIC16LF1847 ONLY
10

8 Typical: 25°C
6
(μA)
IPD (μA
4 Typical
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-32: IPD, CAPACITIVE SENSING (CPS) MODULE, LOW-CURRENT RANGE,

CPSRM = 0, CPSRNG = 01, PIC16F1847 ONLY
60
Max
Max.
Max: 85°C + 3ı
50 Typical: 25°C
40
(μA)
IPD (μA
30 Typical
20
10
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-33: IPD, CAPACITIVE SENSING (CPS) MODULE, MEDIUM-CURRENT RANGE,
14
Max: 85°C + 3ı
10
8
D (μA)
Typical
IPD
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-34: IPD, CAPACITIVE SENSING (CPS) MODULE, MEDIUM-CURRENT RANGE,

60
50 Max.
40
(μA)
IPD (μA
30
T i l
Typical
20
Max: 85°C + 3ı
10
Typical: 25°C
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-35: IPD, CAPACITIVE SENSING (CPS) MODULE, HIGH-CURRENT RANGE,
70
Max: 85°C + 3
M 3ı
60 Typical: 25°C
Max.
50
40
(μA)
IPD (μA
30 Typical
20
10
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-36: IPD, CAPACITIVE SENSING (CPS) MODULE, HIGH-CURRENT RANGE,

90
Max: 85°C + 3ı
80 Max.
Typical: 25°C
70
60
50 Typical
yp
(μA)
IPD (μA
40
30
20
10
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-37: IPD, COMPARATOR, LOW-POWER MODE, CxSP = 0, PIC16LF1847 ONLY
20
Max.
15
IPD ((μA)
10
Typical
5
Max: 85°C + 3ı
Typical: 25°C
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-38: IPD, COMPARATOR, LOW-POWER MODE, CxSP = 0, PIC16F1847 ONLY
70
M
Max.
60
50
40
(μA)
IPD (μ
Typical
30
20
Max: 85°C + 3ı
10 Typical: 25°C
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-39: IPD, COMPARATOR, NORMAL-POWER MODE, CxSP = 1, PIC16LF1847 ONLY
60
Max.
50
40
(μA)
IPD (μA
Typical
30
20
Max: 85°C + 3ı
10 Typical: 25°C
0
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-40: IPD, COMPARATOR, NORMAL-POWER MODE, CxSP = 1, PIC16F1847 ONLY
100
Max.
90
80
70 Typical
60
(μA)
IPD (μA
50
40
30
20
Max: 85°C + 3ı
10 Typical: 25 C
25°C
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)

PIC16(L)F1847
FIGURE 31-41: VOH vs. IOH OVER TEMPERATURE, VDD = 5.0V, PIC16F1847 ONLY
6
Max: 125°C + 3ı
Typical: 25°C
5 Min: -40°C - 3ı
4
Min. (-40°C)
VOH (V)
2
Typical (25°C)
1
Max. (125°C)
0
-30 -25 -20 -15 -10 -5 0
IOH (mA)
FIGURE 31-42: VOL vs. IOL OVER TEMPERATURE, VDD = 5.0V, PIC16F1847 ONLY
Max: 125°C + 3ı
4 Typical: 25°C
Min: -40°C - 3ı
3
VOL (V)
Max. (125°C) Typical (25°C) Min. (-40°C)

2
0
0 10 20 30 40 50 60 70 80
IOL (mA)

PIC16(L)F1847
FIGURE 31-43: VOH vs. IOH OVER TEMPERATURE, VDD = 3.0V
3.5
Max: 125°C + 3ı
3.0 Typical: 25°C
Min: -40°C - 3ı
2.5
VOH (V)
2.0
1.5
Min. (-40°C) Typical (25°C) Max. (125°C)

1.0
0.5
0.0
-14 -12 -10 -8 -6 -4 -2 0
IOH (mA)
FIGURE 31-44: VOL vs. IOL, OVER TEMPERATURE, VDD = 3.0V
3.0
Max: 125°C + 3ı
2.5 Typical: 25°C
Min: -40°C - 3ı
2.0
VOL (V)
1.5
1.0
0.5
0.0
0 5 10 15 20 25 30
IOL (mA)

PIC16(L)F1847
FIGURE 31-45: VOH vs. IOH OVER TEMPERATURE, VDD = 1.8V
2.0
1.8 Max: 125°C + 3ı

Typical: 25°C
1.6 Min: -40°C - 3ı
1.4
1.2
VOH (V)
1.0
0.8 Min. (-40°C) Typical (25°C) Max. (125°C)
0.6
0.4
0.2
0.0
-4.0 -3.5 -3.0 -2.5 -2.0 -1.5 -1.0 -0.5 0.0
IOH (mA)
FIGURE 31-46: VOL vs. IOL OVER TEMPERATURE, VDD = 1.8V
1.8
1.6 Max: 125°C + 3ı

Typical: 25°C
1.4 Min: -40°C - 3ı
1.2
VOL (V)
1.0
0.8
0.6
0.4
0.2
0.0
0 1 2 3 4 5 6 7 8 9 10
IOL (mA)

PIC16(L)F1847
FIGURE 31-47: POR RELEASE VOLTAGE
1.70
1.68
Max.
1.66
1.64 Typical
1.62
Voltage (V)
Min.
1.60
1.58
1.56
1.54 Max: Typical + 3ı

Typical: 25°C
1.52 Min: Typical - 3ı
1.50
-60 -40 -20 0 20 40 60 80 100 120 140
Temperature (°C)
FIGURE 31-48: POR REARM VOLTAGE, PIC16F1847 ONLY
1.54

Typical: 25°C
Max.
1.48
1.46
Voltage (V)
1.44
Typical
1.42
1.40
1.38 Min.
1.36
1.34
-60 -40 -20 0 20 40 60 80 100 120 140
Temperature (°C)

PIC16(L)F1847
FIGURE 31-49: BROWN-OUT RESET VOLTAGE, BORV = 1
2.10
Max: Typical + 3ı
2.00
Max.
1.95
Voltage (V)
1.90
1.85 Min.
1.80
1.75
1.70
-60 -40 -20 0 20 40 60 80 100 120 140
Temperature (°C)
FIGURE 31-50: BROWN-OUT RESET HYSTERESIS, BORV = 1
70
Max.
60
50
Typical
Voltage (mV)
40
30
Min.
20
Max: Typical + 3ı
10 Typical: 25°C
Min: Typical - 3ı
0
-60 -40 -20 0 20 40 60 80 100 120 140
Temperature (°C)

PIC16(L)F1847
FIGURE 31-51: BROWN-OUT RESET VOLTAGE, BORV = 0
2.90

Min: Typical - 3ı
2.80
Max.
2.75
2.70
Voltage (V)
2.65
Min.
2.60
2.55
2.50
2.45
2.40
-60 -40 -20 0 20 40 60 80 100 120 140
Temperature (°C)
FIGURE 31-52: BROWN-OUT RESET HYSTERESIS, BORV = 0
90
80
Max.
70
60
Voltage (mV)
50 Typical
40
30
20 Max: Typical + 3ı
Min. Typical: 25°C
10 Min: Typical - 3ı
0
-60 -40 -20 0 20 40 60 80 100 120 140
Temperature (°C)

PIC16(L)F1847
FIGURE 31-53: WDT TIME-OUT PERIOD
24
Max: Typical + 3ı (-40°C to +125°C)
22 Typical: statistical mean @ 25°C
Max. Min: Typical - 3ı (-40°C to +125°C)
20
Time (ms)
18 Typical
16
14
Min.
12
10
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
VDD (V)
FIGURE 31-54: PWRT PERIOD
110
100
Max.
90
Time (ms)
80 Typical
70
Min.
60

Min: Typical - 3ı (-40°C to +125°C)
40
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
VDD (V)

PIC16(L)F1847
FIGURE 31-55: COMPARATOR HYSTERESIS, NORMAL-POWER MODE, CxSP = 1, CxHYS = 1
80
70
Max.
60
Typical
Hysteresis (mV)
50
40
Min.
30
20 Max: Typical + 3ı
Typical: 25°C
10 Min: Typical - 3ı
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
VDD (V)
FIGURE 31-56: COMPARATOR HYSTERESIS, LOW-POWER MODE, CxSP = 0, CxHYS = 1
16
14 Max.
12
Typical
Hysteresis (mV)
10
6
Min.
4
Max: Typical + 3ı
2 Typical: 25°C
Min: Typical - 3ı
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
VDD (V)

PIC16(L)F1847
FIGURE 31-57: COMPARATOR RESPONSE TIME, NORMAL-POWER MODE, CxSP = 1
350
300
250
Max.
Time (ns)
200
Typical
150
100
Max: Typical + 3ı
50 Typical: 25°C
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
VDD (V)
FIGURE 31-58: COMPARATOR RESPONSE TIME OVER TEMPERATURE,

NORMAL-POWER MODE, CxSP = 1
400
350 Max: 125°C + 3ı

Typical: 25°C
300 Min: -45°C - 3ı
250
Time (ns)
Max. (125°C)
200
150
Typical (25°C)
100
Min. (-40°C)
50
0
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
VDD (V)

PIC16(L)F1847
FIGURE 31-59: COMPARATOR INPUT OFFSET AT 25°C, NORMAL-POWER MODE, CxSP = 1,
PIC16F1847 ONLY
50
40
30
Max.
20
Offset Voltage (mV)
10
Typical
0
Min.
-10
-20
-30 Max: Typical + 3ı

Typical: 25°C
-40 Min: Typical - 3ı
-50
0.0 1.0 2.0 3.0 4.0 5.0
Common Mode Voltage (V)

PIC16(L)F1847
FIGURE 31-60: LFINTOSC FREQUENCY OVER VDD AND TEMPERATURE, PIC16LF1847 ONLY
36
34
Max.
32
30
Typical
Frequency (kHz)
28
26 Min.
24
20
1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8
VDD (V)
FIGURE 31-61: LFINTOSC FREQUENCY OVER VDD AND TEMPERATURE, PIC16F1847 ONLY
36
34
Max.
32
30
Frequency (kHz)
Typical
28
26 Min.
24
20
2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
VDD (V)

PIC16(L)F1847
FIGURE 31-62: CAP SENSE CURRENT SINK/SOURCE CHARACTERISTICS
FIXED VOLTAGE REFERENCE (CPSRM = 0),
HIGH CURRENT RANGE (CPSRNG = 11)
20
15
Sink Typical
Sink Max.
10
5 Sink Min.
IPIN (uA)
-5 Source Min.
-10 Source Max. Source Typical

Max: Typical + 3ı
-15 Typical:
Min: Typical - 3ı
-20
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
VDD (V)

MEDIUM CURRENT RANGE (CPSRNG = 10)
5
Max: Typical + 3ı
4 Typical:
Min: Typical - 3ı
3 Sink Max.
Sink Typical
2
1 Sink Min.
IPIN (uA)
-1 Source Min.
-2
Source Typical
-3 Source Max.
-4
-5
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
VDD (V)

PIC16(L)F1847
LOW CURRENT RANGE (CPSRNG = 01)
0.8
0.6 Sink Max.

Sink Typical
0.4
0.2 Sink Min.
0.0
IPIN (uA)
-0.2 Source Min.

-0.4
Source Typical
-0.6 Source Max.
-0.8
Max: Typical + 3ı
-1.0 Typical:
Min: Typical - 3ı
-1.2
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
VDD (V)

PIC16(L)F1847
32.0 DEVELOPMENT SUPPORT 32.1 MPLAB X Integrated Development
Environment Software
The PIC® microcontrollers (MCU) and dsPIC® digital
signal controllers (DSC) are supported with a full range The MPLAB X IDE is a single, unified graphical user
of software and hardware development tools: interface for Microchip and third-party software, and
• Integrated Development Environment hardware development tool that runs on Windows®,
Linux and Mac OS® X. Based on the NetBeans IDE,
- MPLAB® X IDE Software
MPLAB X IDE is an entirely new IDE with a host of free
• Compilers/Assemblers/Linkers software components and plug-ins for high-
- MPLAB XC Compiler performance application development and debugging.
- MPASMTM Assembler Moving between tools and upgrading from software
- MPLINKTM Object Linker/ simulators to hardware debugging and programming
MPLIBTM Object Librarian tools is simple with the seamless user interface.
- MPLAB Assembler/Linker/Librarian for With complete project management, visual call graphs,
Various Device Families a configurable watch window and a feature-rich editor
• Simulators that includes code completion and context menus,
- MPLAB X SIM Software Simulator MPLAB X IDE is flexible and friendly enough for new
users. With the ability to support multiple tools on
• Emulators
multiple projects with simultaneous debugging, MPLAB
- MPLAB REAL ICE™ In-Circuit Emulator X IDE is also suitable for the needs of experienced
• In-Circuit Debuggers/Programmers users.
- MPLAB ICD 3 Feature-Rich Editor:
- PICkit™ 3
• Color syntax highlighting
• Device Programmers
• Smart code completion makes suggestions and
- MPLAB PM3 Device Programmer provides hints as you type
• Low-Cost Demonstration/Development Boards, • Automatic code formatting based on user-defined
Evaluation Kits and Starter Kits rules
• Third-party development tools • Live parsing
User-Friendly, Customizable Interface:
• Fully customizable interface: toolbars, toolbar
buttons, windows, window placement, etc.
• Call graph window
Project-Based Workspaces:
• Multiple projects
• Multiple tools
• Multiple configurations
• Simultaneous debugging sessions
File History and Bug Tracking:
• Local file history feature
• Built-in support for Bugzilla issue tracker

PIC16(L)F1847
32.2 MPLAB XC Compilers 32.4 MPLINK Object Linker/
The MPLAB XC Compilers are complete ANSI C
MPLIB Object Librarian
compilers for all of Microchip’s 8, 16, and 32-bit MCU The MPLINK Object Linker combines relocatable
and DSC devices. These compilers provide powerful objects created by the MPASM Assembler. It can link
integration capabilities, superior code optimization and relocatable objects from precompiled libraries, using
ease of use. MPLAB XC Compilers run on Windows, directives from a linker script.
Linux or MAC OS X.
The MPLIB Object Librarian manages the creation and
For easy source level debugging, the compilers provide modification of library files of precompiled code. When
debug information that is optimized to the MPLAB X a routine from a library is called from a source file, only
IDE. the modules that contain that routine will be linked in
The free MPLAB XC Compiler editions support all with the application. This allows large libraries to be
devices and commands, with no time or memory used efficiently in many different applications.
restrictions, and offer sufficient code optimization for The object linker/library features include:
most applications.
• Efficient linking of single libraries instead of many
MPLAB XC Compilers include an assembler, linker and smaller files
utilities. The assembler generates relocatable object • Enhanced code maintainability by grouping
files that can then be archived or linked with other relo- related modules together
catable object files and archives to create an execut-
• Flexible creation of libraries with easy module
able file. MPLAB XC Compiler uses the assembler to
listing, replacement, deletion and extraction
produce its object file. Notable features of the assem-
bler include:
32.5 MPLAB Assembler, Linker and
• Support for the entire device instruction set
Librarian for Various Device
• Support for fixed-point and floating-point data
Families
• Command-line interface
• Rich directive set MPLAB Assembler produces relocatable machine
• Flexible macro language code from symbolic assembly language for PIC24,
PIC32 and dsPIC DSC devices. MPLAB XC Compiler
• MPLAB X IDE compatibility
uses the assembler to produce its object file. The
assembler generates relocatable object files that can
32.3 MPASM Assembler then be archived or linked with other relocatable object
The MPASM Assembler is a full-featured, universal files and archives to create an executable file. Notable
macro assembler for PIC10/12/16/18 MCUs. features of the assembler include:
The MPASM Assembler generates relocatable object • Support for the entire device instruction set
files for the MPLINK Object Linker, Intel® standard HEX • Support for fixed-point and floating-point data
files, MAP files to detail memory usage and symbol • Command-line interface
reference, absolute LST files that contain source lines • Rich directive set
and generated machine code, and COFF files for • Flexible macro language
debugging.
• MPLAB X IDE compatibility
The MPASM Assembler features include:
• Integration into MPLAB X IDE projects
• User-defined macros to streamline
assembly code
• Conditional assembly for multipurpose
source files
• Directives that allow complete control over the
assembly process

PIC16(L)F1847
32.6 MPLAB X SIM Software Simulator 32.8 MPLAB ICD 3 In-Circuit Debugger
The MPLAB X SIM Software Simulator allows code
System
development in a PC-hosted environment by simulat- The MPLAB ICD 3 In-Circuit Debugger System is
ing the PIC MCUs and dsPIC DSCs on an instruction Microchip’s most cost-effective, high-speed hardware
level. On any given instruction, the data areas can be debugger/programmer for Microchip Flash DSC and
examined or modified and stimuli can be applied from MCU devices. It debugs and programs PIC Flash
a comprehensive stimulus controller. Registers can be microcontrollers and dsPIC DSCs with the powerful,
logged to files for further run-time analysis. The trace yet easy-to-use graphical user interface of the MPLAB
buffer and logic analyzer display extend the power of IDE.
the simulator to record and track program execution,
The MPLAB ICD 3 In-Circuit Debugger probe is
actions on I/O, most peripherals and internal registers.
connected to the design engineer’s PC using a high-
The MPLAB X SIM Software Simulator fully supports speed USB 2.0 interface and is connected to the target
symbolic debugging using the MPLAB XC Compilers, with a connector compatible with the MPLAB ICD 2 or
and the MPASM and MPLAB Assemblers. The soft- MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3
ware simulator offers the flexibility to develop and supports all MPLAB ICD 2 headers.
debug code outside of the hardware laboratory envi-
ronment, making it an excellent, economical software 32.9 PICkit 3 In-Circuit Debugger/
development tool.
Programmer
32.7 MPLAB REAL ICE In-Circuit The MPLAB PICkit 3 allows debugging and program-
Emulator System ming of PIC and dsPIC Flash microcontrollers at a most
affordable price point using the powerful graphical user
The MPLAB REAL ICE In-Circuit Emulator System is interface of the MPLAB IDE. The MPLAB PICkit 3 is
Microchip’s next generation high-speed emulator for connected to the design engineer’s PC using a full-
Microchip Flash DSC and MCU devices. It debugs and speed USB interface and can be connected to the tar-
programs all 8, 16 and 32-bit MCU, and DSC devices get via a Microchip debug (RJ-11) connector (compati-
with the easy-to-use, powerful graphical user interface of ble with MPLAB ICD 3 and MPLAB REAL ICE). The
the MPLAB X IDE. connector uses two device I/O pins and the Reset line
The emulator is connected to the design engineer’s to implement in-circuit debugging and In-Circuit Serial
PC using a high-speed USB 2.0 interface and is Programming™ (ICSP™).
connected to the target with either a connector
compatible with in-circuit debugger systems (RJ-11) 32.10 MPLAB PM3 Device Programmer
or with the new high-speed, noise tolerant, Low-
Voltage Differential Signal (LVDS) interconnection The MPLAB PM3 Device Programmer is a universal,
(CAT5). CE compliant device programmer with programmable
voltage verification at VDDMIN and VDDMAX for
The emulator is field upgradable through future firmware maximum reliability. It features a large LCD display
downloads in MPLAB X IDE. MPLAB REAL ICE offers (128 x 64) for menus and error messages, and a mod-
significant advantages over competitive emulators ular, detachable socket assembly to support various
including full-speed emulation, run-time variable package types. The ICSP cable assembly is included
watches, trace analysis, complex breakpoints, logic as a standard item. In Stand-Alone mode, the MPLAB
probes, a ruggedized probe interface and long (up to PM3 Device Programmer can read, verify and program
three meters) interconnection cables. PIC devices without a PC connection. It can also set
code protection in this mode. The MPLAB PM3
connects to the host PC via an RS-232 or USB cable.
The MPLAB PM3 has high-speed communications and
optimized algorithms for quick programming of large
memory devices, and incorporates an MMC card for file
storage and data applications.

PIC16(L)F1847
32.11 Demonstration/Development 32.12 Third-Party Development Tools
Boards, Evaluation Kits, and Microchip also offers a great collection of tools from
Starter Kits third-party vendors. These tools are carefully selected
A wide variety of demonstration, development and to offer good value and unique functionality.
evaluation boards for various PIC MCUs and dsPIC • Device Programmers and Gang Programmers
DSCs allows quick application development on fully from companies, such as SoftLog and CCS
functional systems. Most boards include prototyping • Software Tools from companies, such as Gimpel
areas for adding custom circuitry and provide applica- and Trace Systems
tion firmware and source code for examination and • Protocol Analyzers from companies, such as
modification. Saleae and Total Phase
The boards support a variety of features, including LEDs, • Demonstration Boards from companies, such as
temperature sensors, switches, speakers, RS-232 MikroElektronika, Digilent® and Olimex
interfaces, LCD displays, potentiometers and additional • Embedded Ethernet Solutions from companies,
EEPROM memory. such as EZ Web Lynx, WIZnet and IPLogika®
The demonstration and development boards can be
used in teaching environments, for prototyping custom
circuits and for learning about various microcontroller
applications.
In addition to the PICDEM™ and dsPICDEM™
demonstration/development board series of circuits,
Microchip has a line of evaluation kits and demonstra-
tion software for analog filter design, KEELOQ® security
ICs, CAN, IrDA®, PowerSmart battery management,
SEEVAL® evaluation system, Sigma-Delta ADC, flow
rate sensing, plus many more.
Also available are starter kits that contain everything
needed to experience the specified device. This usually
includes a single application and debug capability, all
on one board.
Check the Microchip web page (www.microchip.com)
for the complete list of demonstration, development
and evaluation kits.

PIC16(L)F1847
33.0 PACKAGING INFORMATION
33.1 Package Marking Information
18-Lead PDIP (.300”) Example
PIC16F1847
-E/P e3
1235017
18-Lead SOIC (.300”) Example
PIC16
F1847
-E/SO e3
1235017
20-Lead SSOP Example
PIC16F1847
-E/SS e3
1235017
28-Lead QFN (6x6 mm) Example
PIN 1 PIN 1
XXXXXXXX 16F1847
XXXXXXXX -E/ML e3
YYWWNNN 1235017

PIC16(L)F1847
28-Lead UQFN Example
PIN 1 PIN 1 PIC16

F1847
E/MV e3
235017
28-Lead VQFN Example
PIN 1 PIN 1 16LF

1847
STX e3
235017
Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ‘01’)
NNN Alphanumeric traceability code
e3 Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator ( e3 )
can be found on the outer packaging for this package.
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
* Standard PICmicro® device marking consists of Microchip part number, year code, week code and
traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check
with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP
price.

PIC16(L)F1847
33.2 Package Details
The following sections give the technical details of the packages.
/HDG3ODVWLF'XDO,Q/LQH 3 ±PLO%RG\>3',3@
1RWH )RUWKHPRVWFXUUHQWSDFNDJHGUDZLQJVSOHDVHVHHWKH0LFURFKLS3DFNDJLQJ6SHFLILFDWLRQORFDWHGDW
KWWSZZZPLFURFKLSFRPSDFNDJLQJ
NOTE 1
E1
1 2 3
D
A A2
L c
A1
b1
b e eB
8QLWV ,1&+(6
'LPHQVLRQ/LPLWV 0,1 120 0$;
1XPEHURI3LQV 1
3LWFK H %6&
7RSWR6HDWLQJ3ODQH $ ± ±
0ROGHG3DFNDJH7KLFNQHVV $
%DVHWR6HDWLQJ3ODQH $ ± ±
6KRXOGHUWR6KRXOGHU:LGWK (
0ROGHG3DFNDJH:LGWK (
2YHUDOO/HQJWK '
7LSWR6HDWLQJ3ODQH /
/HDG7KLFNQHVV F
8SSHU/HDG:LGWK E
/RZHU/HDG:LGWK E
2YHUDOO5RZ6SDFLQJ H% ± ±
1RWHV
3LQYLVXDOLQGH[IHDWXUHPD\YDU\EXWPXVWEHORFDWHGZLWKLQWKHKDWFKHGDUHD
6LJQLILFDQW&KDUDFWHULVWLF
'LPHQVLRQV'DQG(GRQRWLQFOXGHPROGIODVKRUSURWUXVLRQV0ROGIODVKRUSURWUXVLRQVVKDOOQRWH[FHHGSHUVLGH
'LPHQVLRQLQJDQGWROHUDQFLQJSHU$60(<0
%6& %DVLF'LPHQVLRQ7KHRUHWLFDOO\H[DFWYDOXHVKRZQZLWKRXWWROHUDQFHV
0LFURFKLS 7HFKQRORJ\ 'UDZLQJ &%

PIC16(L)F1847
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging

PIC16(L)F1847

PIC16(L)F1847

PIC16(L)F1847
/HDG3ODVWLF6KULQN6PDOO2XWOLQH 66 ±PP%RG\>6623@
D
N
E1
NOTE 1
1 2
e
b
c
A A2
φ
A1
L1 L
8QLWV 0,//,0(7(56
'LPHQVLRQ/LPLWV 0,1 120 0$;
1XPEHURI3LQV 1
3LWFK H %6&
2YHUDOO+HLJKW $ ± ±
0ROGHG3DFNDJH7KLFNQHVV $
6WDQGRII $ ± ±
2YHUDOO:LGWK (
0ROGHG3DFNDJH:LGWK (
2YHUDOO/HQJWK '
)RRW/HQJWK /
)RRWSULQW / 5()
/HDG7KLFNQHVV F ±
)RRW$QJOH
/HDG:LGWK E ±
1RWHV
3LQYLVXDOLQGH[IHDWXUHPD\YDU\EXWPXVWEHORFDWHGZLWKLQWKHKDWFKHGDUHD
'LPHQVLRQV'DQG(GRQRWLQFOXGHPROGIODVKRUSURWUXVLRQV0ROGIODVKRUSURWUXVLRQVVKDOOQRWH[FHHGPPSHUVLGH
'LPHQVLRQLQJDQGWROHUDQFLQJSHU$60(<0
%6& %DVLF'LPHQVLRQ7KHRUHWLFDOO\H[DFWYDOXHVKRZQZLWKRXWWROHUDQFHV
5() 5HIHUHQFH'LPHQVLRQXVXDOO\ZLWKRXWWROHUDQFHIRULQIRUPDWLRQSXUSRVHVRQO\
0LFURFKLS 7HFKQRORJ\ 'UDZLQJ &%

PIC16(L)F1847
20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]
0.65 0.45
SILK SCREEN
c
Y1
G
X1
E
RECOMMENDED LAND PATTERN
Units MILLIMETERS
Dimension Limits MIN NOM MAX
Contact Pitch E 0.65 BSC
Contact Pad Spacing C 7.20
Contact Pad Width (X20) X1 0.45
Contact Pad Length (X20) Y1 1.75
Distance Between Pads G 0.20
Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2072B

PIC16(L)F1847

PIC16(L)F1847

PIC16(L)F1847
/HDG3ODVWLF4XDG)ODW1R/HDG3DFNDJH 0/ ±[PP%RG\>4)1@
ZLWKPP&RQWDFW/HQJWK

PIC16(L)F1847

PIC16(L)F1847

PIC16(L)F1847

PIC16(L)F1847
28-Lead Very Thin Plastic Quad Flat, No Lead (STX) - 4x4 mm Body [VQFN]
With 2.65x2.65 mm Exposed Pad
D A B
NOTE 1
N
1
2
E
(DATUM B)
(DATUM A)
2X
0.10 C
2X
0.10 C TOP VIEW
0.10 C
C A
SEATING A
PLANE 28X
(A3) 0.08 C
SIDE VIEW
0.10 C A B
D2
L
0.10 C A B
E2
2
1
CH
N (K)
28X b
NOTE 1 e 0.07 C A B
BOTTOM VIEW
Microchip Technology Drawing C04-456 Rev A Sheet 1 of 2
Note: Custom package option requires Microchip approval and a minimum order quantity.

PIC16(L)F1847
Units MILLIMETERS
Number of Terminals N 28
Pitch e 0.40 BSC
Overall Height A 0.80 0.90 1.00
Standoff A1 0.00 0.02 0.05
Terminal Thickness A3 0.127 REF
Overall Length D 4.00 BSC
Exposed Pad Length D2 2.55 2.65 2.75
Overall Width E 4.00 BSC
Exposed Pad Width E2 2.55 2.65 2.75
Exposed Pad Corner Chamfer CH - 0.25 -
Terminal Width b 0.15 0.20 0.25
Terminal Length L 0.30 0.40 0.50
Terminal-to-Exposed-Pad K 0.275 REF
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-456 Rev A Sheet 2 of 2

PIC16(L)F1847
C1
X2
EV
ØV
C2 Y2
EV
G1
Y1
SILK SCREEN G2
X1
E
RECOMMENDED LAND PATTERN

Units MILLIMETERS
Contact Pitch E 0.40 BSC
Optional Center Pad Width X2 2.75
Optional Center Pad Length Y2 2.75
Contact Pad Spacing C1 4.00
Contact Pad Spacing C2 4.00
Contact Pad Width (X28) X1 0.20
Contact Pad Length (X28) Y1 0.80
Contact Pad to Center Pad (X28) G1 0.23
Contact Pad to Contact Pad (X24) G2 0.20
Thermal Via Diameter V 0.30
Thermal Via Pitch EV 1.00
Notes:
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during
reflow process
Microchip Technology Drawing C04-2456 Rev A

PIC16(L)F1847
APPENDIX A: DATA SHEET APPENDIX B: MIGRATING FROM
REVISION HISTORY OTHER PIC®
DEVICES
Revision A (January 2011)
This section provides comparisons when migrating
Original release of this document. from other similar PIC® devices to the PIC16(L)F1847
family of devices.
Revision B (May 2011)
B.1 PIC16F648A to PIC16(L)F1847
Added Operating Current Value; Updated the Electrical
Specifications section; Updated the Packaging TABLE B-1: FEATURE COMPARISON
Information section; Other minor corrections.
Feature PIC16F648A PIC16(L)F1847
Revision C (November 2012) Max. Operating 20 MHz 32 MHz

Speed
Updated Electrical Specifications and added Max. Program 4K 8K
characterization data. Memory (Words)
Max. SRAM (Bytes) 256 1024
Revision D (March 2013)
Max. EEPROM 256 256
Updated Register 19-1 and Table 30-10; Other minor (Bytes)
corrections. ADC Resolution 10-bit 10-bit
Timers (8/16-bit) 2/1 4/1
Revision E (July 2013)
Brown-out Reset Y Y
Updated Section 14.0 FVR; Updated Register 14-1 Internal Pull-ups RB<7:0> RB<7:0>, RA5
FVRCON; Updated Section 30 Electrical Specifica-
tions; Updated Figures 31-55, 31-56, 31-57, 31-58, Interrupt-on-Change RB<7:4> RB<7:0>, Edge
31-59; Packaging: Added Land Pattern for UQFN. Selectable
Comparator 2 2
Revision F (July 2017) AUSART/EUSART 1/0 0/1
Updated Examples 3-2 and 16-1; Figures 5-7 and 7-1: Extended WDT N Y
Register 25-4; Sections 16.1.2, 16.2.6 and 25.6; Tables Software Control N Y
5-1, 25-4, 30-6 and 30-11. Updated Packaging: Added Option of WDT/BOR
packaging for VQFN. Added Section 5.3.5: Clock INTOSC 48 kHz or 31 kHz -
Switching Before Sleep. Frequencies 4 MHz 32 MHz
Clock Switching Y Y
Revision G (August 2017)
Capacitive Sensing N Y
Added Note “custom package option” to VQFN CCP/ECCP 2/0 2/2
package drawing.
Enhanced PIC16 N Y
CPU
MSSPx 0 2
Reference Clock N Y
Data Signal N Y
Modulator
SR Latch N Y
Voltage Reference N Y
DAC Y Y
Note 1: This device has been designed to perform to the parameters of its data sheet. It has been tested to an
electrical specification designed to determine its conformance with these parameters. Due to process
differences in the manufacture of this device, this device may have different performance characteristics
than its earlier version. These differences may cause this device to perform differently in your application
than the earlier version of this device.

PIC16(L)F1847
THE MICROCHIP WEBSITE CUSTOMER SUPPORT
Microchip provides online support via our WWW site at Users of Microchip products can receive assistance
www.microchip.com. This website is used as a means through several channels:
to make files and information easily available to • Distributor or Representative
customers. Accessible by using your favorite Internet
• Local Sales Office
browser, the website contains the following information:
• Field Application Engineer (FAE)
• Product Support – Data sheets and errata,
• Technical Support
application notes and sample programs, design
resources, user’s guides and hardware support Customers should contact their distributor,
documents, latest software releases and archived representative or Field Application Engineer (FAE) for
software support. Local sales offices are also available to help
• General Technical Support – Frequently Asked customers. A listing of sales offices and locations is
Questions (FAQ), technical support requests, included in the back of this document.
online discussion groups, Microchip consultant Technical support is available through the website
program member listing at: http://microchip.com/support
• Business of Microchip – Product selector and
ordering guides, latest Microchip press releases,
listing of seminars and events, listings of
Microchip sales offices, distributors and factory
representatives
CUSTOMER CHANGE NOTIFICATION

SERVICE
Microchip’s customer notification service helps keep
customers current on Microchip products. Subscribers
will receive e-mail notification whenever there are
changes, updates, revisions or errata related to a
specified product family or development tool of interest.
To register, access the Microchip website at
www.microchip.com. Under “Support”, click on
“Customer Change Notification” and follow the
registration instructions.

PIC16(L)F1847
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.
PART NO. [X](1) - X /XX XXX
Examples:
Device Tape and Reel Temperature Package Pattern a) PIC16F1847 - I/ML 301
Option Range Industrial temp.,
QFN package,
QTP pattern #301
b) PIC16F1847 - I/P
Device: PIC16F1847 Industrial temp.,
PIC16LF1847 PDIP package
c) PIC16F1847 - E/SS
Extended temp.,
Tape and Reel Blank = Standard packaging (tube or tray) SSOP package
Option: T = Tape and Reel(1) d) PIC16LF1847T - E/SO
Tape and Reel,
Extended Temp.,
Temperature I = -40C to +85C (Industrial) SOIC package
Range: E = -40C to +125C (Extended)
Package:(2) ML = Micro Lead Frame (QFN) 6x6

MV = Micro Lead Frame (UQFN) 4x4 Note 1: Tape and Reel identifier only appears in the
P = Plastic DIP catalog part number description. This
SO = SOIC identifier is used for ordering purposes and is
SS = SSOP not printed on the device package. Check
STX = Micro Lead Frame (VQFN) 4x4(3) with your Microchip Sales Office for package
availability with the Tape and Reel option.
2: For other small form-factor package
Pattern: QTP, SQTP, Code or Special Requirements availability and marking information, please
(blank otherwise) visit www.microchip.com/packaging or
contact your local sales office.
3: Custom package option requires Microchip
approval and a minimum order quantity.

Note the following details of the code protection feature on Microchip devices:
• Microchip products meet the specification contained in their particular Microchip Data Sheet.
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device Trademarks

applications and the like is provided only for your convenience The Microchip name and logo, the Microchip logo, AnyRate, AVR,
and may be superseded by updates. It is your responsibility to AVR logo, AVR Freaks, BeaconThings, BitCloud, chipKIT, chipKIT
ensure that your application meets with your specifications. logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR,
MICROCHIP MAKES NO REPRESENTATIONS OR Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK
WARRANTIES OF ANY KIND WHETHER EXPRESS OR MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST
IMPLIED, WRITTEN OR ORAL, STATUTORY OR logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32
OTHERWISE, RELATED TO THE INFORMATION, logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC,
INCLUDING BUT NOT LIMITED TO ITS CONDITION, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are
QUALITY, PERFORMANCE, MERCHANTABILITY OR registered trademarks of Microchip Technology Incorporated in
FITNESS FOR PURPOSE. Microchip disclaims all liability the U.S.A. and other countries.
arising from this information and its use. Use of Microchip ClockWorks, The Embedded Control Solutions Company,
devices in life support and/or safety applications is entirely at EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS,
the buyer’s risk, and the buyer agrees to defend, indemnify and mTouch, Precision Edge, and Quiet-Wire are registered
hold harmless Microchip from any and all damages, claims, trademarks of Microchip Technology Incorporated in the U.S.A.
suits, or expenses resulting from such use. No licenses are Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any
conveyed, implicitly or otherwise, under any Microchip Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard,
intellectual property rights unless otherwise stated. CryptoAuthentication, CryptoCompanion, CryptoController,
dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM,
ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-
Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi,
MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB,
MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation,
PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix,
RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial
Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II,
Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan,
WiperLock, Wireless DNA, and ZENA are trademarks of Microchip
Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in
the U.S.A.
Microchip received ISO/TS-16949:2009 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and Silicon Storage Technology is a registered trademark of Microchip
Tempe, Arizona; Gresham, Oregon and design centers in California Technology Inc. in other countries.
and India. The Company’s quality system processes and procedures
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping GestIC is a registered trademark of Microchip Technology
devices, Serial EEPROMs, microperipherals, nonvolatile memory and Germany II GmbH & Co. KG, a subsidiary of Microchip Technology
analog products. In addition, Microchip’s quality system for the design Inc., in other countries.
and manufacture of development systems is ISO 9001:2000 certified.
All other trademarks mentioned herein are property of their
respective companies.
QUALITY MANAGEMENT SYSTEM © 2011-2017, Microchip Technology Incorporated, All Rights

Reserved.
CERTIFIED BY DNV ISBN: 978-1-5224-1992-1
== ISO/TS 16949 ==

Worldwide Sales and Service
AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE
Corporate Office Asia Pacific Office China - Xiamen Austria - Wels
2355 West Chandler Blvd. Suites 3707-14, 37th Floor Tel: 86-592-2388138 Tel: 43-7242-2244-39
Chandler, AZ 85224-6199 Tower 6, The Gateway Fax: 86-592-2388130 Fax: 43-7242-2244-393
Tel: 480-792-7200 Harbour City, Kowloon China - Zhuhai Denmark - Copenhagen
Fax: 480-792-7277 Hong Kong Tel: 86-756-3210040 Tel: 45-4450-2828
Technical Support: Tel: 852-2943-5100 Fax: 86-756-3210049 Fax: 45-4485-2829
http://www.microchip.com/ Fax: 852-2401-3431 India - Bangalore Finland - Espoo
support Tel: 91-80-3090-4444 Tel: 358-9-4520-820
Australia - Sydney
Web Address:
Tel: 61-2-9868-6733 Fax: 91-80-3090-4123 France - Paris
www.microchip.com Fax: 61-2-9868-6755 India - New Delhi Tel: 33-1-69-53-63-20
Atlanta China - Beijing Tel: 91-11-4160-8631 Fax: 33-1-69-30-90-79
Duluth, GA Tel: 86-10-8569-7000 Fax: 91-11-4160-8632
Tel: 678-957-9614 France - Saint Cloud
Fax: 86-10-8528-2104 India - Pune Tel: 33-1-30-60-70-00
Fax: 678-957-1455
China - Chengdu Tel: 91-20-3019-1500 Germany - Garching
Austin, TX Tel: 86-28-8665-5511
Tel: 512-257-3370 Japan - Osaka Tel: 49-8931-9700
Fax: 86-28-8665-7889 Tel: 81-6-6152-7160 Germany - Haan
Boston China - Chongqing Fax: 81-6-6152-9310 Tel: 49-2129-3766400
Westborough, MA Tel: 86-23-8980-9588
Tel: 774-760-0087 Japan - Tokyo Germany - Heilbronn
Fax: 86-23-8980-9500 Tel: 81-3-6880- 3770 Tel: 49-7131-67-3636
Fax: 774-760-0088
China - Dongguan Fax: 81-3-6880-3771 Germany - Karlsruhe
Chicago Tel: 86-769-8702-9880 Korea - Daegu Tel: 49-721-625370
Itasca, IL
Tel: 630-285-0071 China - Guangzhou Tel: 82-53-744-4301 Germany - Munich
Fax: 630-285-0075 Tel: 86-20-8755-8029 Fax: 82-53-744-4302 Tel: 49-89-627-144-0
China - Hangzhou Korea - Seoul Fax: 49-89-627-144-44
Dallas
Tel: 86-571-8792-8115 Tel: 82-2-554-7200
Addison, TX Germany - Rosenheim
Tel: 972-818-7423 Fax: 86-571-8792-8116 Fax: 82-2-558-5932 or Tel: 49-8031-354-560
Fax: 972-818-2924 China - Hong Kong SAR 82-2-558-5934
Israel - Ra’anana
Tel: 852-2943-5100 Malaysia - Kuala Lumpur Tel: 972-9-744-7705
Detroit
Fax: 852-2401-3431 Tel: 60-3-6201-9857
Novi, MI Italy - Milan
Tel: 248-848-4000 China - Nanjing Fax: 60-3-6201-9859 Tel: 39-0331-742611
Tel: 86-25-8473-2460 Malaysia - Penang Fax: 39-0331-466781
Houston, TX
Tel: 281-894-5983 Fax: 86-25-8473-2470 Tel: 60-4-227-8870
Italy - Padova
Fax: 60-4-227-4068
Indianapolis
China - Qingdao Tel: 39-049-7625286
Tel: 86-532-8502-7355 Philippines - Manila
Noblesville, IN Netherlands - Drunen
Tel: 317-773-8323 Fax: 86-532-8502-7205 Tel: 63-2-634-9065 Tel: 31-416-690399
Fax: 317-773-5453 China - Shanghai Fax: 63-2-634-9069 Fax: 31-416-690340
Tel: 317-536-2380 Tel: 86-21-3326-8000 Singapore
Norway - Trondheim
Fax: 86-21-3326-8021 Tel: 65-6334-8870
Los Angeles Tel: 47-7289-7561
Mission Viejo, CA China - Shenyang Fax: 65-6334-8850
Poland - Warsaw
Tel: 949-462-9523 Tel: 86-24-2334-2829 Taiwan - Hsin Chu
Tel: 48-22-3325737
Fax: 949-462-9608 Fax: 86-24-2334-2393 Tel: 886-3-5778-366
Tel: 951-273-7800 Fax: 886-3-5770-955 Romania - Bucharest
China - Shenzhen
Tel: 86-755-8864-2200 Tel: 40-21-407-87-50
Raleigh, NC Taiwan - Kaohsiung
Tel: 919-844-7510 Fax: 86-755-8203-1760 Tel: 886-7-213-7830 Spain - Madrid
Tel: 34-91-708-08-90
New York, NY China - Wuhan Taiwan - Taipei
Tel: 86-27-5980-5300 Tel: 886-2-2508-8600 Fax: 34-91-708-08-91
Tel: 631-435-6000
Fax: 86-27-5980-5118 Fax: 886-2-2508-0102 Sweden - Gothenberg
San Jose, CA Tel: 46-31-704-60-40
Tel: 408-735-9110 China - Xian Thailand - Bangkok
Tel: 408-436-4270 Tel: 86-29-8833-7252 Tel: 66-2-694-1351 Sweden - Stockholm
Fax: 86-29-8833-7256 Fax: 66-2-694-1350 Tel: 46-8-5090-4654
Canada - Toronto
Tel: 905-695-1980 UK - Wokingham
Fax: 905-695-2078 Tel: 44-118-921-5800
Fax: 44-118-921-5820

11/07/16

Pic16f1847 - Micro

Uploaded by

Copyright:

Available Formats

Pic16f1847 - Micro

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Pic16f1847 - Micro

Uploaded by

Copyright:

Available Formats

PIC16(L)F1847

18/20/28-Pin Flash Microcontrollers with XLP Technology

High-Performance RISC CPU: Extreme Low-Power Management

 2011-2017 Microchip Technology Inc. DS40001453G-page 1

PIC12(L)F1822/1840/PIC16(L)F182X/1847 FAMILY TYPES

10-bit ADC (ch)

PIC12(L)F1822 (1) 2K 256 128 6 4 4 1 2/1 1 1 0/1/0 Y I/H Y

DS40001453G-page 2  2011-2017 Microchip Technology Inc.

Pin Diagram – 18-Pin PDIP, SOIC

Note: See Table 1 for location of all peripheral functions.

Pin Diagram – 20-Pin SSOP

Note: See Table 1 for location of all peripheral functions.

 2011-2017 Microchip Technology Inc. DS40001453G-page 3

DS40001453G-page 4  2011-2017 Microchip Technology Inc.

TABLE 1: 18/20/28-PIN SUMMARY (PIC16(L)F1847)

RA0 17 19 23 Y AN0 — CPS0 C12IN0- — — — — SDO2 — — N —

 2011-2017 Microchip Technology Inc. DS40001453G-page 5

DS40001453G-page 6  2011-2017 Microchip Technology Inc.

TO OUR VALUED CUSTOMERS

Most Current Data Sheet

Customer Notification System

 2011-2017 Microchip Technology Inc. DS40001453G-page 7

TABLE 1-1: DEVICE PERIPHERAL

DS40001453G-page 8  2011-2017 Microchip Technology Inc.

ECCP1 CCP3 MSSP1 Modulator EUSART FVR CapSense

Note 1: See applicable chapters for more information on peripherals.

 2011-2017 Microchip Technology Inc. DS40001453G-page 9

TABLE 1-2: PIC16(L)F1847 PINOUT DESCRIPTION

RA0/AN0/CPS0/C12IN0-/SDO2 RA0 TTL CMOS General purpose I/O.

DS40001453G-page 10  2011-2017 Microchip Technology Inc.

 2011-2017 Microchip Technology Inc. DS40001453G-page 11

DS40001453G-page 12  2011-2017 Microchip Technology Inc.

2.1 Automatic Interrupt Context

2.2 16-level Stack with Overflow and

2.3 File Select Registers

2.4 Instruction Set

 2011-2017 Microchip Technology Inc. DS40001453G-page 13

DS40001453G-page 14  2011-2017 Microchip Technology Inc.

Note 1: The Data EEPROM Memory and the

TABLE 3-1: DEVICE SIZES AND ADDRESSES

 2011-2017 Microchip Technology Inc. DS40001453G-page 15

Rollover Page 3(1) 7FFFh 3.1.1.2 Indirect Read with FSR

EXAMPLE 3-2: ACCESSING PROGRAM

DS40001453G-page 16  2011-2017 Microchip Technology Inc.

 2011-2017 Microchip Technology Inc. DS40001453G-page 17

bit 7-5 Unimplemented: Read as ‘0’

DS40001453G-page 18  2011-2017 Microchip Technology Inc.

3.3.2 GENERAL PURPOSE RAM PIC16(L)F1847 0-7 Table 3-3

3.3.3 COMMON RAM

FIGURE 3-2: BANKED MEMORY

7-bit Bank Offset Memory Region

General Purpose RAM

 2011-2017 Microchip Technology Inc. DS40001453G-page 19

BANK 0 BANK 1 BANK 2 BANK 3 BANK 4 BANK 5 BANK 6 BANK 7

06Fh 0EFh 16Fh 1EFh 26Fh 2EFh 36Fh 3EFh

Accesses Accesses Accesses Accesses Accesses Accesses Accesses

Legend: = Unimplemented data memory locations, read as ‘0’.

Purpose Purpose Purpose Purpose 48 Bytes Unimplemented Unimplemented Unimplemented

Legend: = Unimplemented data memory locations, read as ‘0’.

BANK 16 BANK 17 BANK 18 BANK 19 BANK 20 BANK 21 BANK 22 BANK 23