Slyt 360
Slyt 360
Slyt 360
23
24
R3
ZDAC + × α
R 2 + R3 VDAC +(max) × α
R3
1− R + R − VDAC − (min)
RG 2 3 1
+ − 1
1 ZDAC − V REF − VDAC − (min) RG
= (27)
R4 VDAC − (min)
+1
VREF − VDAC − (min)
25
If it is assumed that IDAC = IDAC+ – IDAC–, Z = ZDAC+ = require VREF to be a negative voltage. The DAC full-scale
ZDAC–, and RF/RG = R3/R2, the DC component of the DAC output is set to 20 mA. To get a 5-VPP, DC-coupled single-
outputs will cancel and the AC signal’s gain equation from ended output signal, the circuit shown in Figure 12 can be
the DAC output current to the voltage output of the op used. Since a ±5-V power supply is being used for the op
amp can be simplified and written as amp, it is convenient to make VREF = –5 V. Given that
VOUT R IDAC± = 20 mA and VDAC± = 2.25 VPP, the target impedance,
= 2Z × F . (30) ZDAC±, can be calculated to equal 112.5 Ω.
I DAC RG
With the starting design constraints given earlier, the
Texas Instruments THS3095 current-feedback op amp is
Design example and simulation selected as the amplifier, where R3 = RF = 750 Ω. The gain
For an example of how to proceed with the design, assume from VDAC± to the output is given by the resistor ratios
that the PMOS DAC noted earlier, with a compliance volt- RF/RG = R3/R2, so RG can be calculated as
age ranging from –1.0 V to +1.25 V, is being used. Also
VDAC ± 2 ( 2.25 V )
assume that the full compliance voltage range will be used RG = R 2 = R F × = 750 Ω × = 675 Ω .
to maximize the DAC output voltage, which in turn will VOUT 5V
minimize the gain required from the op amp and will The nearest standard 1% value, 681 Ω, should be used.
26
Equations 22, 23, 27, and 28 can be used to find, respectively, R1, RX, R4, and RY:
1 1
R1 = = = 155.95 Ω
1 1 1 1
− −
1 R 2 + R3 1 681 Ω + 750 Ω
ZDAC + 1 + 112.50 Ω 1 +
VREF −5 V
− 1 − 1
VDAC +(min) −1 V
1 1
RX = = = 562.5 Ω
1 1 1 1 1 1
− − − −
ZDAC + R1 R 2 + R3 112.5 Ω 155.95 Ω 681 Ω + 750 Ω
VDAC − (min)
+1
VREF − VDAC − (min)
R4 =
R3
ZDAC + × α
R 2 + R3 R3
1− VDAC +(max) × α R + R − VDAC − (min)
RG 2 3 1
+ − 1
ZDAC − V − V R
REF DAC − (min) G
−1 V
+1
−5 V + 1 V
= = 206.84 Ω
112.5 Ω × 1 × 750 Ω
681 Ω + 750 Ω 1.25 V × 1 × 750 Ω
1− + 1 V
681 Ω + 681 Ω + 750 Ω 1
− 1
112.5 Ω −5 V + 1 V 681 Ω
1 1
RY = = = 550.58 Ω
R3 750 Ω
ZDAC + × α 112.5 Ω × 1 ×
681 Ω + 750 Ω
R 2 + R3 1−
1− 681 Ω 1 1
RG 1 1 − +
− + 112.5 Ω 206.84 Ω 681 Ω
ZDAC − R
4 R G
The nearest standard 1% values should be used: SPICE simulation is a great way to validate the design.
R1 = 154 Ω, RX = 562 Ω, R4 = 205 Ω, and RY = 549 Ω. To see a TINA-TI™ simulation of the circuit in this exam-
These equations are easily solved when set up in a ple, go to http://www.ti.com/lit/zip/slyt360 and click Open
spreadsheet. To see an example Excel® worksheet, go to to view the WinZip directory online (or click Save to
http://www.ti.com/lit/zip/slyt360 and click Open to view download the WinZip file for offline use). If you have the
the WinZip® directory online (or click Save to download TINA-TI software installed, you can open the file DAC_
the WinZip file for offline use). Then open the file DAC_ Source_to_Op_Amp_No_Filter.TSC to view the example.
Source_to_Op_Amp_Wksht.xls and select the “DAC To download and install the free TINA-TI software, visit
Source to Op Amp, No Filter” worksheet tab. www.ti.com/tina-ti and click the Download button.
27
IS1 10m
VCCS1 1
+ VDAC-
IDAC-
- Rg 681 Rf 750
A +
VCVS1 10m
Ry 549 R4 205
Ideal Op Amp
+ +
+
+
VREF -5 - -
IS2 10m RL 100
VCCS2 1
Vin-
+ Rx 562 R1 154
IDAC+
- R2 681 R3 750
A +
VDAC+
0
IDAC+
The simulation circuit and waveforms in Figure 15 show (mA)
that the circuit simulates as expected. IDAC+ and IDAC– are –20
0
the DAC currents, VDAC+ and VDAC– are the voltages devel- IDAC–
oped at the DAC outputs, and VOUT is the output of the (mA)
amplifier. The current-sourcing DAC and op amp are ideal –20
1.24
elements constructed with SPICE macros and are intended VDAC+
to show that the equations derived earlier for R1, RX, R4, (V)
and RY are valid for ideal elements. Actual performance –0.992
1.24
will vary depending on selected devices. VDAC–
(V)
DAC image-filter considerations –0.998
Part 1 discussed the need for filtering to reduce the ampli- 2.46
tude of the DAC sampling images and recommended filter- VOUT
(V)
ing directly at the DAC output before the op amp to achieve –2.46
the best performance. The situation is the same here. As 0 15 30
mentioned in Part 1, it is usually much easier to find stan- Time (µs)
dard component values to implement the filter when the
input and output impedances to the filter are balanced.
28
AVDD
VREF 2ZDAC+ VREF
IDAC+
R´X R´´X R2
Filter
R´1 R´´1 VS+
R3 Vp
AVDD +
Op Amp VOUT
VREF VREF Vn
–
I DAC –
RÝ R´´Y VS –
Filter
Current- R´4 R´4́ RG RF
Sourcing
DAC 2ZDAC–
R3
ZDAC + × α
R 2 + R3 R3
1− VDAC +(max) × α R + R − VDAC − (min)
RG 2 3 1
+ − 1
1 2 ZDAC − VREF − VDAC − (min) RG
= (36)
R4′′ VDAC − (min)
+1
VREF − VDAC − (min)
29
30
Internet
TI Semiconductor Product Information Center Home
Page
support.ti.com
TINA-TI is a trademark of Texas Instruments. Acrobat and Reader are registered trademarks
of Adobe Systems Incorporated. Excel is a registered trademark of Microsoft Corporation.
WinZip is a registered trademark of WinZip International LLC. All other trademarks are the
property of their respective owners.