PIC18F97J60 Family Data Sheet

PIC18F97J60 Family Data Sheet
64/80/100-Pin High-Performance, 1-Mbit Flash Microcontrollers with Ethernet
2007 Microchip Technology Inc.
Preliminary
DS39762C
Note the following details of the code protection feature on Microchip devices: Microchip products meet the specification contained in their particular Microchip Data Sheet. Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions. There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchips Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property. Microchip is willing to work with the customer who is concerned about the integrity of their code. Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as unbreakable.
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchips code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyers risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.
Trademarks The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved. Printed on recycled paper.
Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Companys quality system processes and procedures are for its PIC MCUs and dsPIC DSCs, KEELOQ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchips quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
DS39762C-page ii
Preliminary
PIC18F97J60 FAMILY
64/80/100-Pin High-Performance, 1-Mbit Flash Microcontrollers with Ethernet
Ethernet Features:
IEEE 802.3 Compatible Ethernet Controller Integrated MAC and 10Base-T PHY 8-Kbyte Transmit/Receive Packet Buffer SRAM Supports One 10Base-T Port Programmable Automatic Retransmit on Collision Programmable Padding and CRC Generation Programmable Automatic Rejection of Erroneous Packets Activity Outputs for 2 LED Indicators Buffer: - Configurable transmit/receive buffer size - Hardware-managed circular receive FIFO - Byte-wide random and sequential access - Internal DMA for fast memory copying - Hardware assisted checksum calculation for various protocols MAC: - Support for Unicast, Multicast and Broadcast packets - Programmable Pattern Match of up to 64 bytes within packet at user-defined offset - Programmable wake-up on multiple packet formats PHY: - Wave shaping output filter
Peripheral Highlights:
High-Current Sink/Source: 25 mA/25 mA on PORTB and PORTC Five Timer modules (Timer0 to Timer4) Four External Interrupt pins Two Capture/Compare/PWM (CCP) modules Three Enhanced Capture/Compare/PWM (ECCP) modules: - One, two or four PWM outputs - Selectable polarity - Programmable dead time - Auto-shutdown and auto-restart Up to Two Master Synchronous Serial Port (MSSP) modules supporting SPI (all 4 modes) and I2C Master and Slave modes Up to Two Enhanced USART modules: - Supports RS-485, RS-232 and LIN 1.2 - Auto-wake-up on Start bit - Auto-Baud Detect (ABD) 10-Bit, Up to 16-Channel Analog-to-Digital Converter module (A/D): - Auto-acquisition capability - Conversion available during Sleep Dual Analog Comparators with Input Multiplexing Parallel Slave Port (PSP) module (100-pin devices only)
Flexible Oscillator Structure:

Selectable System Clock derived from Single 25 MHz External Source: - 2.778 to 41.667 MHz Internal 31 kHz Oscillator Secondary Oscillator using Timer1 @ 32 kHz Fail-Safe Clock Monitor: - Allows for safe shutdown if oscillator stops Two-Speed Oscillator Start-up
Special Microcontroller Features:

5.5V Tolerant Inputs (digital-only pins) Low-Power, High-Speed CMOS Flash Technology: - Self-reprogrammable under software control C compiler Optimized Architecture for Reentrant Code Power Management Features: - Run: CPU on, peripherals on - Idle: CPU off, peripherals on - Sleep: CPU off, peripherals off Priority Levels for Interrupts 8 x 8 Single-Cycle Hardware Multiplier Extended Watchdog Timer (WDT): - Programmable period from 4 ms to 134s Single-Supply 3.3V In-Circuit Serial Programming (ICSP) via Two Pins In-Circuit Debug (ICD) with 3 Breakpoints via Two Pins Operating Voltage Range of 2.35V to 3.6V (3.1V to 3.6V using Ethernet module) On-Chip 2.5V Regulator
External Memory Bus (100-pin devices only):

Address Capability of up to 2 Mbytes 8-Bit or 16-Bit Interface 12-Bit, 16-Bit and 20-Bit Addressing modes
Preliminary
DS39762C-page 1
PIC18F97J60 FAMILY
Comparators Device Flash SRAM Program Data Memory Memory (bytes) (bytes) 64K 96K 128K 64K 96K 128K 64K 96K 128K 3808 3808 3808 3808 3808 3808 3808 3808 3808 Ethernet TX/RX Buffer (bytes) 8192 8192 8192 8192 8192 8192 8192 8192 8192 EUSART MSSP I/O 10-Bit A/D (ch) 11 11 11 15 15 15 16 16 16 CCP/ ECCP 2/3 2/3 2/3 2/3 2/3 2/3 2/3 2/3 2/3 1 1 1 1 1 1 2 2 2 SPI Y Y Y Y Y Y Y Y Y Master I2C Y Y Y Y Y Y Y Y Y Timers PSP 8/16-Bit 2/3 2/3 2/3 2/3 2/3 2/3 2/3 2/3 2/3 N N N N N N Y Y Y External Memory Bus N N N N N N Y Y Y
PIC18F66J60 PIC18F66J65 PIC18F67J60 PIC18F86J60 PIC18F86J65 PIC18F87J60 PIC18F96J60 PIC18F96J65 PIC18F97J60
39 39 39 55 55 55 70 70 70
1 1 1 2 2 2 2 2 2
2 2 2 2 2 2 2 2 2
Pin Diagrams
RD1/ECCP3/P3A
64-Pin TQFP
RD2/CCP4/P3D
RE3/P3C
RE5/P1C
RD0/P1B
RE2/P2B
RE4/P3B
TPOUT+
TPOUT-
VDDPLL
VSSPLL
RBIAS
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
RE1/P2C RE0/P2D RB0/INT0/FLT0 RB1/INT1 RB2/INT2 RB3/INT3 MCLR RG4/CCP5/P1D VSS VDDCORE/VCAP RF7/SS1 RF6/AN11 RF5/AN10/CVREF RF4/AN9 RF3/AN8 RF2/AN7/C1OUT
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
VDDTX
VSSTX
VDD
VSS
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
VDDRX TPIN+ TPINVSSRX RB4/KBI0 RB5/KBI1 RB6/KBI2/PGC VSS OSC2/CLKO OSC1/CLKI VDD RB7/KBI3/PGD RC5/SDO1 RC4/SDI1/SDA1 RC3/SCK1/SCL1 RC2/ECCP1/P1A
PIC18F66J60 PIC18F66J65 PIC18F67J60
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
RF1/AN6/C2OUT
RA2/AN2/VREF-
RA1/LEDB/AN1
RA0/LEDA/AN0
RA4/T0CKI RC1/T1OSI/ECCP2/P2A
DS39762C-page 2
Preliminary
RC0/T1OSO/T13CKI
RA3/AN3/VREF+
RC7/RX1/DT1
AVDD
VDD
RC6/TX1/CK1
ENVREG
RA5/AN4
AVSS
VSS
PIC18F97J60 FAMILY
Pin Diagrams (Continued)
80-Pin TQFP
RE7/ECCP2(1)/P2A(1) RD0
RE3/P3C(2)
RE5/P1C(2)
RE4/P3B(2)
RE6/P1B(2)
RE2/P2B
TPOUT+ TPOUT-
VDDPLL
VSSPLL
RBIAS
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 RH2 RH3 RE1/P2C RE0/P2D RB0/INT0/FLT0 RB1/INT1 RB2/INT2 RB3/INT3 MCLR RG4/CCP5/P1D VSS VDDCORE/VCAP RF7/SS1 RF6/AN11 RF5/AN10/CVREF RF4/AN9 RF3/AN8 RF2/AN7/C1OUT RH7/AN15/P1B(2) RH6/AN14/P1C(2) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 VDDRX TPIN+ TPINVSSRX RG0/ECCP3/P3A RG1/TX2/CK2 RB4/KBI0 RB5/KBI1 RB6/KBI2/PGC VSS OSC2/CLKO OSC1/CLKI VDD RB7/KBI3/PGD RC5/SDO1 RC4/SDI1/SDA1 RC3/SCK1/SCL1 RC2/ECCP1/P1A RG2/RX2/DT2 RG3/CCP4/P3D
RH5/AN13/P3B(2)
RH4/AN12/P3C(2)
RF1/AN6/C2OUT
RC1/T1OSI/ECCP2(1)/P2A(1) RC0/T1OSO/T13CKI
RA2/AN2/VREF-
RC7/RX1/DT1
RJ4
RA5/AN4
RA1/LEDB/AN1
RA0/LEDA/AN0
RA3/AN3/VREF+
Note 1: 2:
The ECCP2/P2A pin placement depends on the CCP2MX Configuration bit setting. P1B, P1C, P3B and P3C pin placement depends on the ECCPMX Configuration bit setting.
Preliminary
RC6/TX1/CK1
AVDD
ENVREG
VDD
RA4/T0CKI
AVSS
RJ5
VSS
VDDTX
VSSTX
RH1
RH0
RD1
RD2
VDD
VSS
DS39762C-page 3
PIC18F97J60 FAMILY
Pin Diagrams (Continued)
100-Pin TQFP
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76
RH1/A17 RH0/A16 RE2/AD10/CS/P2B RE3/AD11/P3C(2) RE4/AD12/P3B(2) RE5/AD13/P1C(2) RE6/AD14/P1B(2) RE7/AD15/ECCP2(1)/P2A(1) RD0/AD0/PSP0 RD1/AD1/PSP1 RD2/AD2/PSP2 RD3/AD3/PSP3 RD4/AD4/PSP4/SDO2 RD5/AD5/PSP5/SDI2/SDA2 VDD VSS RD6/AD6/PSP6/SCK2/SCL2 RD7/AD7/PSP7/SS2 VSSPLL VDDPLL RBIAS VSSTX TPOUT+ TPOUTVDDTX
RH2/A18 RH3/A19 RE1/AD9/WR/P2C RE0/AD8/RD/P2D RB0/INT0/FLT0 RB1/INT1 RB2/INT2 RB3/INT3/ECCP2(1)/P2A(1) NC RG6 RG5 RF0/AN5 MCLR RG4/CCP5/P1D VSS VDDCORE/VCAP VDD RF7/SS1 RF6/AN11 RF5/AN10/CVREF RF4/AN9 RF3/AN8 RF2/AN7/C1OUT RH7/AN15/P1B(2) RH6/AN14/P1C(2)
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
VDDRX TPIN+ TPINVSSRX RG0/ECCP3/P3A RG1/TX2/CK2 RB4/KBI0 RB5/KBI1 RB6/KBI2/PGC RJ2/WRL VSS OSC2/CLKO OSC1/CLKI VDD RJ3/WRH VSS VDD RJ6/LB RB7/KBI3/PGD RC5/SDO1 RC4/SDI1/SDA1 RC3/SCK1/SCL1 RC2/ECCP1/P1A RG2/RX2/DT2 RG3/CCP4/P3D
RH5/AN13/P3B(2) RH4/AN12/P3C(2) RF1/AN6/C2OUT ENVREG AVDD AVSS RA3/AN3/VREF+ RA2/AN2/VREFRA1/LEDB/AN1 RA0/LEDA/AN0 VSS VDD RG7 RJ7/UB VSS RA5/AN4 RA4/T0CKI Note 1: 2:
The ECCP2/P2A pin placement depends on the CCP2MX Configuration bit and Processor mode settings. P1B, P1C, P3B and P3C pin placement depends on the ECCPMX Configuration bit setting.
DS39762C-page 4
Preliminary
RC1/T1OSI/ECCP2(1)/P2A(1) RC0/T1OSO/T13CKI RC6/TX1/CK1 RC7/RX1/DT1 RJ4/BA0 RJ5/CE RJ0/ALE RJ1/OE
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
PIC18F97J60 FAMILY
Table of Contents
1.0 Device Overview .......................................................................................................................................................................... 7 2.0 Oscillator Configurations ............................................................................................................................................................ 39 3.0 Power-Managed Modes ............................................................................................................................................................. 45 4.0 Reset .......................................................................................................................................................................................... 53 5.0 Memory Organization ................................................................................................................................................................. 67 6.0 Flash Program Memory.............................................................................................................................................................. 95 7.0 External Memory Bus ............................................................................................................................................................... 105 8.0 8 x 8 Hardware Multiplier.......................................................................................................................................................... 117 9.0 Interrupts .................................................................................................................................................................................. 119 10.0 I/O Ports ................................................................................................................................................................................... 135 11.0 Timer0 Module ......................................................................................................................................................................... 163 12.0 Timer1 Module ......................................................................................................................................................................... 167 13.0 Timer2 Module ......................................................................................................................................................................... 173 14.0 Timer3 Module ......................................................................................................................................................................... 175 15.0 Timer4 Module ......................................................................................................................................................................... 179 16.0 Capture/Compare/PWM (CCP) Modules ................................................................................................................................. 181 17.0 Enhanced Capture/Compare/PWM (ECCP) Modules.............................................................................................................. 189 18.0 Ethernet Module ....................................................................................................................................................................... 205 19.0 Master Synchronous Serial Port (MSSP) Module .................................................................................................................... 255 20.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) ............................................................... 301 21.0 10-Bit Analog-to-Digital Converter (A/D) Module ..................................................................................................................... 325 22.0 Comparator Module.................................................................................................................................................................. 335 23.0 Comparator Voltage Reference Module................................................................................................................................... 341 24.0 Special Features of the CPU.................................................................................................................................................... 345 25.0 Instruction Set Summary .......................................................................................................................................................... 359 26.0 Development Support............................................................................................................................................................... 409 27.0 Electrical Characteristics .......................................................................................................................................................... 413 28.0 Packaging Information.............................................................................................................................................................. 449 29.0 DC and AC Characteristics Graphs and Tables....................................................................................................................... 455 Appendix A: Revision History............................................................................................................................................................. 457 Appendix B: Device Differences ........................................................................................................................................................ 457 Index .................................................................................................................................................................................................. 459 The Microchip Web Site ..................................................................................................................................................................... 471 Customer Change Notification Service .............................................................................................................................................. 471 Customer Support .............................................................................................................................................................................. 471 Reader Response .............................................................................................................................................................................. 472 Product Identification System ............................................................................................................................................................ 473
Preliminary
DS39762C-page 5
PIC18F97J60 FAMILY
TO OUR VALUED CUSTOMERS
It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced. If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at [email protected] or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback.
Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at: http://www.microchip.com You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).
Errata
An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies. To determine if an errata sheet exists for a particular device, please check with one of the following: Microchips Worldwide Web site; http://www.microchip.com Your local Microchip sales office (see last page) When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.
Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.
DS39762C-page 6
Preliminary
PIC18F97J60 FAMILY
1.0 DEVICE OVERVIEW
1.1.2 EXPANDED MEMORY
This document contains device-specific information for the following devices: PIC18F66J60 PIC18F66J65 PIC18F67J60 PIC18F86J60 PIC18F86J65 This family introduces a new line of low-voltage devices with the foremost traditional advantage of all PIC18 microcontrollers namely, high computational performance and a rich feature set at an extremely competitive price point. These features make the PIC18F97J60 family a logical choice for many high-performance applications where cost is a primary consideration. PIC18F87J60 PIC18F96J60 PIC18F96J65 PIC18F97J60 The PIC18F97J60 family provides ample room for application code, from 64 Kbytes to 128 Kbytes of code space. The Flash cells for program memory are rated to last 100 erase/write cycles. Data retention without refresh is conservatively estimated to be greater than 20 years. The PIC18F97J60 family also provides plenty of room for dynamic application data with 3808 bytes of data RAM.
1.1.3
EXTERNAL MEMORY BUS
1.1
1.1.1
Core Features
OSCILLATOR OPTIONS AND FEATURES
In the unlikely event that 128 Kbytes of memory are inadequate for an application, the 100-pin members of the PIC18F97J60 family also implement an External Memory Bus (EMB). This allows the controllers internal program counter to address a memory space of up to 2 Mbytes, permitting a level of data access that few 8-bit devices can claim. This allows additional memory options, including: Using combinations of on-chip and external memory up to the 2-Mbyte limit Using external Flash memory for reprogrammable application code or large data tables Using external RAM devices for storing large amounts of variable data
All of the devices in the PIC18F97J60 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These options include: Two Crystal modes, using crystals or ceramic resonators. Two External Clock modes, offering the option of a divide-by-4 clock output. A Phase Lock Loop (PLL) frequency multiplier, available to the external oscillator modes, which allows clock speeds of up to 41.667 MHz. An internal RC oscillator with a fixed 31 kHz output which provides an extremely low-power option for timing-insensitive applications. The internal oscillator block provides a stable reference source that gives the family additional features for robust operation: Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown. Two-Speed Start-up: This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.
1.1.4
EXTENDED INSTRUCTION SET
The PIC18F97J60 family implements the optional extension to the PIC18 instruction set, adding eight new instructions and an Indexed Addressing mode. Enabled as a device configuration option, the extension has been specifically designed to optimize reentrant application code originally developed in high-level languages, such as C.
1.1.5
EASY MIGRATION
Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve.
Preliminary
DS39762C-page 7
PIC18F97J60 FAMILY
1.2 Other Special Features 1.3
Communications: The PIC18F97J60 family incorporates a range of serial communication peripherals, including up to two independent Enhanced USARTs and up to two Master SSP modules, capable of both SPI and I2C (Master and Slave) modes of operation. In addition, one of the general purpose I/O ports can be reconfigured as an 8-bit Parallel Slave Port for direct processor-to-processor communications. CCP Modules: All devices in the family incorporate two Capture/Compare/PWM (CCP) modules and three Enhanced CCP (ECCP) modules to maximize flexibility in control applications. Up to four different time bases may be used to perform several different operations at once. Each of the three ECCP modules offers up to four PWM outputs, allowing for a total of twelve PWMs. The ECCP modules also offer many beneficial features, including polarity selection, programmable dead time, auto-shutdown and restart and Half-Bridge and Full-Bridge Output modes. 10-Bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reducing code overhead. Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing an extended time-out range. See Section 27.0 Electrical Characteristics for time-out periods.
Details on Individual Family Members
Devices in the PIC18F97J60 family are available in 64-pin, 80-pin and 100-pin packages. Block diagrams for the three groups are shown in Figure 1-1, Figure 1-2 and Figure 1-3. The devices are differentiated from each other in four ways: 1. Flash program memory (three sizes, ranging from 64 Kbytes for PIC18FX6J60 devices to 128 Kbytes for PIC18FX7J60 devices). A/D channels (eleven for 64-pin devices, fifteen for 80-pin pin devices and sixteen for 100-pin devices). Serial communication modules (one EUSART module and one MSSP module on 64-pin devices, two EUSART modules and one MSSP module on 80-pin devices and two EUSART modules and two MSSP modules on 100-pin devices). I/O pins (39 on 64-pin devices, 55 on 80-pin devices and 70 on 100-pin devices).
2.
3.
4.
All other features for devices in this family are identical. These are summarized in Table 1-1, Table 1-2 and Table 1-3. The pinouts for all devices are listed in Table 1-4, Table 1-5 and Table 1-6.
DS39762C-page 8
Preliminary
PIC18F97J60 FAMILY
TABLE 1-1: DEVICE FEATURES FOR THE PIC18F97J60 FAMILY (64-PIN DEVICES)
Features Operating Frequency Program Memory (Bytes) Program Memory (Instructions) Data Memory (Bytes) Interrupt Sources I/O Ports I/O Pins Timers Capture/Compare/PWM Modules Enhanced Capture/Compare/PWM Modules Serial Communications Ethernet Communications (10Base-T) Parallel Slave Port Communications (PSP) External Memory Bus 10-Bit Analog-to-Digital Module Resets (and Delays) Instruction Set Packages PIC18F66J60 DC 41.667 MHz 64K 32764 PIC18F66J65 DC 41.667 MHz 96K 49148 3808 26 Ports A, B, C, D, E, F, G 39 5 2 3 MSSP (1), Enhanced USART (1) Yes No No 11 Input Channels POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR , WDT (PWRT, OST) 75 Instructions, 83 with Extended Instruction Set Enabled 64-Pin TQFP PIC18F67J60 DC 41.667 MHz 128K 65532
TABLE 1-2:
DEVICE FEATURES FOR THE PIC18F97J60 FAMILY (80-PIN DEVICES)

Features PIC18F86J60 DC 41.667 MHz 64K 32764 PIC18F86J65 DC 41.667 MHz 96K 49148 3808 27 Ports A, B, C, D, E, F, G, H, J 55 5 2 3 MSSP (1), Enhanced USART (2) Yes No No 15 Input Channels POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR , WDT (PWRT, OST) 75 Instructions, 83 with Extended Instruction Set Enabled 80-Pin TQFP PIC18F87J60 DC 41.667 MHz 128K 65532
Operating Frequency Program Memory (Bytes) Program Memory (Instructions) Data Memory (Bytes) Interrupt Sources I/O Ports I/O Pins Timers Capture/Compare/PWM Modules Enhanced Capture/Compare/PWM Modules Serial Communications Ethernet Communications (10Base-T) Parallel Slave Port Communications (PSP) External Memory Bus 10-Bit Analog-to-Digital Module Resets (and Delays) Instruction Set Packages
Preliminary
DS39762C-page 9
PIC18F97J60 FAMILY
TABLE 1-3: DEVICE FEATURES FOR THE PIC18F97J60 FAMILY (100-PIN DEVICES)
Features Operating Frequency Program Memory (Bytes) Program Memory (Instructions) Data Memory (Bytes) Interrupt Sources I/O Ports I/O Pins Timers Capture/Compare/PWM Modules Enhanced Capture/Compare/PWM Modules Serial Communications Ethernet Communications (10Base-T) Parallel Slave Port Communications (PSP) External Memory Bus 10-Bit Analog-to-Digital Module Resets (and Delays) Instruction Set Packages PIC18F96J65 DC 41.667 MHz 64K 32764 PIC18F97J60 DC 41.667 MHz 96K 49148 3808 29 Ports A, B, C, D, E, F, G, H, J 70 5 2 3 MSSP (2), Enhanced USART (2) Yes Yes Yes 16 Input Channels POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR , WDT (PWRT, OST) 75 Instructions, 83 with Extended Instruction Set Enabled 100-Pin TQFP PIC18F86J10 DC 41.667 MHz 128K 65532
DS39762C-page 10
Preliminary
PIC18F97J60 FAMILY
FIGURE 1-1: PIC18F66J60/66J65/67J60 (64-PIN) BLOCK DIAGRAM
Table Pointer<21> inc/dec logic 21 20 8
PCLATU PCLATH
Data Bus<8> Data Latch Data Memory (3808 Bytes) Address Latch 12 Data Address<12> 4 BSR 12 FSR0 FSR1 FSR2 inc/dec logic 4 Access Bank 12 PORTC RC0:RC7(1) PORTB RB0:RB7(1) PORTA RA0:RA5(1)
PCU PCH PCL Program Counter 31 Level Stack
Address Latch Program Memory (64, 96, 128 Kbytes) Data Latch 8
Table Latch
STKPTR
Instruction Bus <16>
ROM Latch
Address Decode PORTD RD0:RD2(1) 8
IR
Instruction Decode and Control
State Machine Control Signals
PRODH PRODL 3 BITOP 8 8 ALU<8> 8 8 x 8 Multiply 8 W 8 8
PORTE RE0:RE5(1)
OSC2/CLKO OSC1/CLKI
Timing Generation INTRC Oscillator Precision Band Gap Reference
Power-up Timer Oscillator Start-up Timer Power-on Reset Watchdog Timer Brown-out Reset(2)
PORTF RF1:RF7(1)
ENVREG
Voltage Regulator
PORTG RG4(1)
VDDCORE/VCAP
VDD, VSS
MCLR
ADC 10-Bit
Timer0
Timer1
Timer2
Timer3
Timer4
Comparators
ECCP1
ECCP2
ECCP3
CCP4
CCP5
MSSP1
EUSART1
Ethernet
Note
1: 2:
See Table 1-4 for I/O port pin descriptions. BOR functionality is provided when the on-board voltage regulator is enabled.
Preliminary
DS39762C-page 11
PIC18F97J60 FAMILY
Table Pointer<21> inc/dec logic 21 20 8
PCLATU PCLATH
Data Bus<8> Data Latch Data Memory (3808 Bytes) Address Latch 12 Data Address<12> 4 BSR 12 FSR0 FSR1 FSR2 inc/dec logic 4 Access Bank 12 PORTA RA0:RA5(1)
PORTB RB0:RB7(1)
Table Latch
STKPTR
PORTC RC0:RC7(1)
PORTD RD0:RD2(1)
ROM Latch
Address Decode PORTE RE0:RE7(1) 8
IR
Instruction Decode & Control
State Machine Control Signals PRODH PRODL 3 BITOP 8 8 ALU<8> 8 8 x 8 Multiply 8 W 8 8
PORTF RF1:RF7(1)
OSC2/CLKO OSC1/CLKI
PORTG RG0:RG4(1)
8 PORTH RH0:RH7(1)
ENVREG
Voltage Regulator
PORTJ VDDCORE/VCAP VDD, VSS MCLR RJ4:RJ5(1)
ADC 10-Bit
Timer0
Timer1
Timer2
Timer3
Timer4
Comparators
ECCP1
ECCP2
ECCP3
CCP4
CCP5
EUSART1
EUSART2
MSSP1
Ethernet
Note
1: 2:
DS39762C-page 12
Preliminary
PIC18F97J60 FAMILY
Data Bus<8> Table Pointer<21> inc/dec logic 21 20 Data Latch Data Memory (3808 Bytes) Address Latch 12 Data Address<12> 4
BSR
PORTA RA0:RA5(1)
8
PCLATU PCLATH
PORTB RB0:RB7(1)
System Bus Interface
Table Latch
12 FSR0 FSR1 FSR2 inc/dec logic
4
Access Bank
STKPTR
PORTC RC0:RC7(1)
12
PORTD RD0:RD7(1)
ROM Latch

IR
Address Decode PORTE RE0:RE7(1) 8
AD15:AD0, A19:A16 (Multiplexed with PORTD, PORTE and PORTH) Instruction Decode & Control
State Machine Control Signals
PRODH PRODL 3 BITOP 8 8 ALU<8> 8 8 x 8 Multiply 8 W 8 8
PORTF RF0:RF7(1)
OSC2/CLKO OSC1/CLKI
PORTG RG0:RG7(1)
8 PORTH RH0:RH7(1)
ENVREG
Voltage Regulator
PORTJ RJ0:RJ7(1)
VDDCORE/VCAP
VDD, VSS
MCLR
ADC 10-Bit
Timer0
Timer1
Timer2
Timer3
Timer4
Comparators
ECCP1
ECCP2
ECCP3
CCP4
CCP5
EUSART1
EUSART2
MSSP1
MSSP2
Ethernet
Note
1: 2:
Preliminary
DS39762C-page 13
PIC18F97J60 FAMILY
TABLE 1-4:
Pin Name MCLR OSC1/CLKI OSC1
PIC18F66J60/66J65/67J60 PINOUT I/O DESCRIPTIONS

Pin Number TQFP 7 39 I Pin Type I Buffer Type ST Description Master Clear (Reset) input. This pin is an active-low Reset to the device.
CLKI OSC2/CLKO OSC2 CLKO 40
Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in internal RC mode; CMOS otherwise. CMOS External clock source input. Always associated with pin function OSC1. (See related OSC2/CLKO pin.) ST Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In Internal RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. PORTA is a bidirectional I/O port.
O O
RA0/LEDA/AN0 RA0 LEDA AN0 RA1/LEDB/AN1 RA1 LEDB AN1 RA2/AN2/VREFRA2 AN2 VREFRA3/AN3/VREF+ RA3 AN3 VREF+ RA4/T0CKI RA4 T0CKI RA5/AN4 RA5 AN4 Legend: TTL ST I P = = = =
24 I/O O I 23 I/O O I 22 I/O I I 21 I/O I I 28 I/O I 27 I/O I TTL Analog Digital I/O. Analog input 4. CMOS Analog O OD = = = = CMOS compatible input or output Analog input Output Open-Drain (no P diode to VDD) ST ST Digital I/O. Timer0 external clock input. TTL Analog Analog Digital I/O. Analog input 3. A/D reference voltage (high) input. TTL Analog Analog Digital I/O. Analog input 2. A/D reference voltage (low) input. TTL Analog Digital I/O. Ethernet LEDB indicator output. Analog input 1. TTL Analog Digital I/O. Ethernet LEDA indicator output. Analog input 0.
TTL compatible input Schmitt Trigger input with CMOS levels Input Power
DS39762C-page 14
Preliminary
PIC18F97J60 FAMILY
TABLE 1-4:
Pin Name
PIC18F66J60/66J65/67J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Number TQFP Pin Type Buffer Type Description PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0/FLT0 RB0 INT0 FLT0 RB1/INT1 RB1 INT1 RB2/INT2 RB2 INT2 RB3/INT3 RB3 INT3 RB4/KBI0 RB4 KBI0 RB5/KBI1 RB5 KBI1 RB6/KBI2/PGC RB6 KBI2 PGC RB7/KBI3/PGD RB7 KBI3 PGD Legend: TTL ST I P = = = =
3 I/O I I 4 I/O I 5 I/O I 6 I/O I 44 I/O I 43 I/O I 42 I/O I I/O 37 I/O I I/O TTL TTL ST Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin. CMOS Analog O OD = = = = CMOS compatible input or output Analog input Output Open-Drain (no P diode to VDD) TTL TTL ST Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin. TTL TTL Digital I/O. Interrupt-on-change pin. TTL TTL Digital I/O. Interrupt-on-change pin. TTL ST Digital I/O. External interrupt 3. TTL ST Digital I/O. External interrupt 2. TTL ST Digital I/O. External interrupt 1. TTL ST ST Digital I/O. External interrupt 0. Enhanced PWM Fault input (ECCP modules); enabled in software.
Preliminary
DS39762C-page 15
PIC18F97J60 FAMILY
TABLE 1-4:
Pin Name

Pin Number TQFP 30 I/O O I 29 I/O I I/O O 33 I/O I/O O 34 I/O I/O I/O 35 I/O I I/O 36 I/O O 31 I/O O I/O 32 I/O I I/O = = = = ST ST ST Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1 pin). CMOS Analog O OD = = = = CMOS compatible input or output Analog input Output Open-Drain (no P diode to VDD) ST ST Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1 pin). ST Digital I/O. SPI data out. ST ST ST Digital I/O. SPI data in. I2C data I/O. ST ST ST Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I2C mode. ST ST Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. ECCP1 PWM output A. ST CMOS ST Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM output A. ST ST Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input. Pin Type Buffer Type Description PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI RC1/T1OSI/ECCP2/P2A RC1 T1OSI ECCP2 P2A RC2/ECCP1/P1A RC2 ECCP1 P1A RC3/SCK1/SCL1 RC3 SCK1 SCL1 RC4/SDI1/SDA1 RC4 SDI1 SDA1 RC5/SDO1 RC5 SDO1 RC6/TX1/CK1 RC6 TX1 CK1 RC7/RX1/DT1 RC7 RX1 DT1 Legend: TTL ST I P
DS39762C-page 16
Preliminary
PIC18F97J60 FAMILY
TABLE 1-4:
Pin Name

Pin Number TQFP 60 I/O O 59 I/O I/O O 58 I/O I/O O = = = = ST ST Digital I/O. Capture 4 input/Compare 4 output/PWM4 output. CCP4 PWM output D. CMOS Analog O OD = = = = CMOS compatible input or output Analog input Output Open-Drain (no P diode to VDD) ST ST Digital I/O. Capture 3 input/Compare 3 output/PWM3 output. ECCP3 PWM output A. ST Digital I/O. ECCP1 PWM output B. Pin Type Buffer Type Description PORTD is a bidirectional I/O port.
RD0/P1B RD0 P1B RD1/ECCP3/P3A RD1 ECCP3 P3A RD2/CCP4/P3D RD2 CCP4 P3D Legend: TTL ST I P
Preliminary
DS39762C-page 17
PIC18F97J60 FAMILY
TABLE 1-4:
Pin Name

Pin Number TQFP 2 I/O O 1 I/O O 64 I/O O 63 I/O O 62 I/O O 61 I/O O ST Digital I/O. ECCP1 PWM output C. CMOS Analog O OD = = = = CMOS compatible input or output Analog input Output Open-Drain (no P diode to VDD) ST Digital I/O. ECCP3 PWM output B. ST Digital I/O. ECCP3 PWM output C. ST Digital I/O. ECCP2 PWM output B. ST Digital I/O. ECCP2 PWM output C. ST Digital I/O. ECCP2 PWM output D. Pin Type Buffer Type Description PORTE is a bidirectional I/O port.
RE0/P2D RE0 P2D RE1/P2C RE1 P2C RE2/P2B RE2 P2B RE3/P3C RE3 P3C RE4/P3B RE4 P3B RE5/P1C RE5 P1C Legend: TTL ST I P = = = =
DS39762C-page 18
Preliminary
PIC18F97J60 FAMILY
TABLE 1-4:
Pin Name

Pin Number TQFP 17 I/O I O 16 I/O I O 15 I/O I 14 I/O I 13 I/O I O 12 I/O I 11 I/O I ST TTL Digital I/O. SPI slave select input. CMOS Analog O OD = = = = CMOS compatible input or output Analog input Output Open-Drain (no P diode to VDD) ST Analog Digital I/O. Analog input 11. ST Analog Digital I/O. Analog input 10. Comparator reference voltage output. ST Analog Digital I/O. Analog input 9. ST Analog Digital I/O. Analog input 8. ST Analog Digital I/O. Analog input 7. Comparator 1 output. ST Analog Digital I/O. Analog input 6. Comparator 2 output. Pin Type Buffer Type Description PORTF is a bidirectional I/O port.
RF1/AN6/C2OUT RF1 AN6 C2OUT RF2/AN7/C1OUT RF2 AN7 C1OUT RF3/AN8 RF3 AN8 RF4/AN9 RF4 AN9 RF5/AN10/CVREF RF5 AN10 CVREF RF6/AN11 RF6 AN11 RF7/SS1 RF7 SS1 Legend: TTL ST I P = = = =
Preliminary
DS39762C-page 19
PIC18F97J60 FAMILY
TABLE 1-4:
Pin Name

Pin Number TQFP 8 I/O I/O O 9, 25, 41, 56 26, 38, 57 20 19 18 10 P P 55 54 52 49 45 48 53 51 50 47 46 P P P P P P I O O I I P P P P I ST ST ST Digital I/O. Capture 5 input/Compare 5 output/PWM5 output. ECCP1 PWM output D. Ground reference for logic and I/O pins. Positive supply for peripheral digital logic and I/O pins. Ground reference for analog modules. Positive supply for analog modules. Enable for on-chip voltage regulator. Core logic power or external filter capacitor connection. Positive supply for microcontroller core logic (regulator disabled). External filter capacitor connection (regulator enabled). Ground reference for Ethernet PHY PLL. Positive 3.3V supply for Ethernet PHY PLL. Ground reference for Ethernet PHY transmit subsystem. Positive 3.3V supply for Ethernet PHY transmit subsystem. Ground reference for Ethernet PHY receive subsystem. Positive 3.3V supply for Ethernet PHY receive subsystem. Pin Type Buffer Type Description PORTG is a bidirectional I/O port.
RG4/CCP5/P1D RG4 CCP5 P1D VSS VDD AVSS AVDD ENVREG VDDCORE/VCAP VDDCORE VCAP VSSPLL VDDPLL VSSTX VDDTX VSSRX VDDRX RBIAS TPOUT+ TPOUTTPIN+ TPINLegend: TTL ST I P = = = =
Analog Bias current for Ethernet PHY. Must be tied to VSS via a resistor; see Section 18.0 Ethernet Module for specification. Ethernet differential signal output. Ethernet differential signal output.
Analog Ethernet differential signal input. Analog Ethernet differential signal input. CMOS Analog O OD = = = = CMOS compatible input or output Analog input Output Open-Drain (no P diode to VDD)
DS39762C-page 20
Preliminary
PIC18F97J60 FAMILY
TABLE 1-5:

O O
RA0/LEDA/AN0 RA0 LEDA AN0 RA1/LEDB/AN1 RA1 LEDB AN1 RA2/AN2/VREFRA2 AN2 VREFRA3/AN3/VREF+ RA3 AN3 VREF+ RA4/T0CKI RA4 T0CKI RA5/AN4 RA5 AN4 Legend:
30 I/O O I 29 I/O O I 28 I/O I I 27 I/O I I 34 I/O I 33 I/O I TTL Analog Digital I/O. Analog input 4. ST ST Digital I/O. Timer0 external clock input. TTL Analog Analog Digital I/O. Analog input 3. A/D reference voltage (high) input. TTL Analog Analog Digital I/O. Analog input 2. A/D reference voltage (low) input. TTL Analog Digital I/O. Ethernet LEDB indicator output. Analog input 1. TTL Analog Digital I/O. Ethernet LEDA indicator output. Analog input 0.
Note 1: 2: 3: 4:
TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) Default assignment for ECCP2/P2A when CCP2MX Configuration bit is set. Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set). Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared. Alternate assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is cleared).
Preliminary
DS39762C-page 21
PIC18F97J60 FAMILY
TABLE 1-5:
Pin Name

RB0/INT0/FLT0 RB0 INT0 FLT0 RB1/INT1 RB1 INT1 RB2/INT2 RB2 INT2 RB3/INT3 RB3 INT3 RB4/KBI0 RB4 KBI0 RB5/KBI1 RB5 KBI1 RB6/KBI2/PGC RB6 KBI2 PGC RB7/KBI3/PGD RB7 KBI3 PGD Legend:
5 I/O I I 6 I/O I 7 I/O I 8 I/O I 54 I/O I 53 I/O I 52 I/O I I/O 47 I/O I I/O TTL TTL ST Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin. TTL TTL ST Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin. TTL TTL Digital I/O. Interrupt-on-change pin. TTL TTL Digital I/O. Interrupt-on-change pin. TTL ST Digital I/O. External interrupt 3. TTL ST Digital I/O. External interrupt 2. TTL ST Digital I/O. External interrupt 1. TTL ST ST Digital I/O. External interrupt 0. Enhanced PWM Fault input (ECCP modules); enabled in software.
Note 1: 2: 3: 4:
DS39762C-page 22
Preliminary
PIC18F97J60 FAMILY
TABLE 1-5:
Pin Name

Pin Number TQFP 36 I/O O I 35 I/O I I/O O 43 I/O I/O O 44 I/O I/O I/O 45 I/O I I/O 46 I/O O 37 I/O O I/O 38 I/O I I/O ST ST ST Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1 pin). ST ST Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1 pin). ST Digital I/O. SPI data out. ST ST ST Digital I/O. SPI data in. I2C data I/O. ST ST ST Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I2C mode. ST ST Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. ECCP1 PWM output A. ST CMOS ST Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM output A. ST ST Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input. Pin Type Buffer Type Description PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI RC1/T1OSI/ECCP2/P2A RC1 T1OSI ECCP2(1) P2A(1) RC2/ECCP1/P1A RC2 ECCP1 P1A RC3/SCK1/SCL1 RC3 SCK1 SCL1 RC4/SDI1/SDA1 RC4 SDI1 SDA1 RC5/SDO1 RC5 SDO1 RC6/TX1/CK1 RC6 TX1 CK1 RC7/RX1/DT1 RC7 RX1 DT1 Legend:
Note 1: 2: 3: 4:
Preliminary
DS39762C-page 23
PIC18F97J60 FAMILY
TABLE 1-5:
Pin Name

Pin Number TQFP 72 69 68 4 I/O O 3 I/O O 78 I/O O 77 I/O O 76 I/O O 75 I/O O 74 I/O O 73 I/O I/O O ST ST Digital I/O. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM output A. ST Digital I/O. ECCP1 PWM output B. ST Digital I/O. ECCP1 PWM output C. ST Digital I/O. ECCP3 PWM output B. ST Digital I/O. ECCP3 PWM output C. ST Digital I/O. ECCP2 PWM output B. ST Digital I/O. ECCP2 PWM output C. ST Digital I/O. ECCP2 PWM output D. Pin Type Buffer Type Description PORTD is a bidirectional I/O port.
RD0 RD1 RD2 RE0/P2D RE0 P2D RE1/P2C RE1 P2C RE2/P2B RE2 P2B RE3/P3C RE3 P3C(2) RE4/P3B RE4 P3B(2) RE5/P1C RE5 P1C(2) RE6/P1B RE6 P1B(2) RE7/ECCP2/P2A RE7 ECCP2(3) P2A(3) Legend:
I/O I/O I/O
ST ST ST
Digital I/O. Digital I/O. Digital I/O. PORTE is a bidirectional I/O port.
Note 1: 2: 3: 4:
DS39762C-page 24
Preliminary
PIC18F97J60 FAMILY
TABLE 1-5:
Pin Name

Pin Number TQFP 23 I/O I O 18 I/O I O 17 I/O I 16 I/O I 15 I/O I O 14 I/O I 13 I/O I ST TTL Digital I/O. SPI slave select input. ST Analog Digital I/O. Analog input 11. ST Analog Digital I/O. Analog input 10. Comparator reference voltage output. ST Analog Digital I/O. Analog input 9. ST Analog Digital I/O. Analog input 8. ST Analog Digital I/O. Analog input 7. Comparator 1 output. ST Analog Digital I/O. Analog input 6. Comparator 2 output. Pin Type Buffer Type Description PORTF is a bidirectional I/O port.
RF1/AN6/C2OUT RF1 AN6 C2OUT RF2/AN7/C1OUT RF2 AN7 C1OUT RF3/AN8 RF3 AN8 RF4/AN9 RF4 AN9 RF5/AN10/CVREF RF5 AN10 CVREF RF6/AN11 RF6 AN11 RF7/SS1 RF7 SS1 Legend:
Note 1: 2: 3: 4:
Preliminary
DS39762C-page 25
PIC18F97J60 FAMILY
TABLE 1-5:
Pin Name

Pin Number TQFP 56 I/O I/O O 55 I/O O I/O 42 I/O I I/O 41 I/O I/O O 10 I/O I/O O ST ST Digital I/O. Capture 5 input/Compare 5 output/PWM5 output. ECCP1 PWM output D. ST ST Digital I/O. Capture 4 input/Compare 4 output/PWM4 output. ECCP3 PWM output D. ST ST ST Digital I/O. EUSART2 asynchronous receive. EUSART2 synchronous data (see related TX2/CK2 pin). ST ST Digital I/O. EUSART2 asynchronous transmit. EUSART2 synchronous clock (see related RX2/DT2 pin). ST ST Digital I/O. Capture 3 input/Compare 3 output/PWM3 output. ECCP3 PWM output A. Pin Type Buffer Type Description PORTG is a bidirectional I/O port.
RG0/ECCP3/P3A RG0 ECCP3 P3A RG1/TX2/CK2 RG1 TX2 CK2 RG2/RX2/DT2 RG2 RX2 DT2 RG3/CCP4/P3D RG3 CCP4 P3D RG4/CCP5/P1D RG4 CCP5 P1D Legend:
Note 1: 2: 3: 4:
DS39762C-page 26
Preliminary
PIC18F97J60 FAMILY
TABLE 1-5:
Pin Name

Pin Number TQFP 79 80 1 2 22 I/O I O 21 I/O I O 20 I/O I O 19 I/O I O ST Analog Digital I/O. Analog input 15. ECCP1 PWM output B. ST Analog Digital I/O. Analog input 14. ECCP1 PWM output C. ST Analog Digital I/O. Analog input 13. ECCP3 PWM output B. ST Analog Digital I/O. Analog input 12. ECCP3 PWM output C. Pin Type Buffer Type Description PORTH is a bidirectional I/O port.
RH0 RH1 RH2 RH3 RH4/AN12/P3C RH4 AN12 P3C(4) RH5/AN13/P3B RH5 AN13 P3B(4) RH6/AN14/P1C RH6 AN14 P1C(4) RH7/AN15/P1B RH7 AN15 P1B(4) Legend:
I/O I/O I/O I/O
ST ST ST ST
Digital I/O. Digital I/O. Digital I/O. Digital I/O.
Note 1: 2: 3: 4:
Preliminary
DS39762C-page 27
PIC18F97J60 FAMILY
TABLE 1-5:
Pin Name

Pin Number TQFP 39 40 11, 31, 51, 70 32, 48, 71 26 25 24 12 P P 67 66 64 61 57 60 65 63 62 59 58 P P P P P P I O O I I Pin Type Buffer Type Description PORTJ is a bidirectional I/O port.
RJ4 RJ5 VSS VDD AVSS AVDD ENVREG VDDCORE/VCAP VDDCORE VCAP VSSPLL VDDPLL VSSTX VDDTX VSSRX VDDRX RBIAS TPOUT+ TPOUTTPIN+ TPINLegend:
I/O I/O P P P P I
ST ST ST
Digital I/O. Digital I/O Ground reference for logic and I/O pins. Positive supply for peripheral digital logic and I/O pins. Ground reference for analog modules. Positive supply for analog modules. Enable for on-chip voltage regulator. Core logic power or external filter capacitor connection. Positive supply for microcontroller core logic (regulator disabled). External filter capacitor connection (regulator enabled). Ground reference for Ethernet PHY PLL. Positive 3.3V supply for Ethernet PHY PLL. Ground reference for Ethernet PHY transmit subsystem. Positive 3.3V supply for Ethernet PHY transmit subsystem. Ground reference for Ethernet PHY receive subsystem. Positive 3.3V supply for Ethernet PHY receive subsystem.
Analog Ethernet differential signal input. Analog Ethernet differential signal input.
Note 1: 2: 3: 4:
DS39762C-page 28
Preliminary
PIC18F97J60 FAMILY
TABLE 1-6:

O O
RA0/LEDA/AN0 RA0 LEDA AN0 RA1/LEDB/AN1 RA1 LEDB AN1 RA2/AN2/VREFRA2 AN2 VREFRA3/AN3/VREF+ RA3 AN3 VREF+ RA4/T0CKI RA4 T0CKI RA5/AN4 RA5 AN4 Legend:
35 I/O O I 34 I/O O I 33 I/O I I 32 I/O I I 42 I/O I 41 I/O I TTL Analog Digital I/O. Analog input 4. ST ST Digital I/O. Timer0 external clock input. TTL Analog Analog Digital I/O. Analog input 3. A/D reference voltage (high) input. TTL Analog Analog Digital I/O. Analog input 2. A/D reference voltage (low) input. TTL Analog Digital I/O. Ethernet LEDB indicator output. Analog input 1. TTL Analog Digital I/O. Ethernet LEDA indicator output. Analog input 0.
Note 1: 2: 3: 4: 5:
TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Extended Microcontroller mode). Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX Configuration bit is set). Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set). Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Microcontroller mode). Alternate assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is cleared).
Preliminary
DS39762C-page 29
PIC18F97J60 FAMILY
TABLE 1-6:
Pin Name

RB0/INT0/FLT0 RB0 INT0 FLT0 RB1/INT1 RB1 INT1 RB2/INT2 RB2 INT2 RB3/INT3/ECCP2/P2A RB3 INT3 ECCP2(1) P2A(1) RB4/KBI0 RB4 KBI0 RB5/KBI1 RB5 KBI1 RB6/KBI2/PGC RB6 KBI2 PGC RB7/KBI3/PGD RB7 KBI3 PGD Legend:
5 I/O I I 6 I/O I 7 I/O I 8 I/O I I/O O 69 I/O I 68 I/O I 67 I/O I I/O 57 I/O I I/O TTL TTL ST Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin. TTL TTL ST Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin. TTL TTL Digital I/O. Interrupt-on-change pin. TTL TTL Digital I/O. Interrupt-on-change pin. TTL ST ST Digital I/O. External interrupt 3. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM output A. TTL ST Digital I/O. External interrupt 2. TTL ST Digital I/O. External interrupt 1. TTL ST ST Digital I/O. External interrupt 0. Enhanced PWM Fault input (ECCP modules); enabled in software.
Note 1: 2: 3: 4: 5:
DS39762C-page 30
Preliminary
PIC18F97J60 FAMILY
TABLE 1-6:
Pin Name

Pin Number TQFP 44 I/O O I 43 I/O I I/O O 53 I/O I/O O 54 I/O I/O I/O 55 I/O I I/O 56 I/O O 45 I/O O I/O 46 I/O I I/O ST ST ST Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1 pin). ST ST Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1 pin). ST Digital I/O. SPI data out. ST ST ST Digital I/O. SPI data in. I2C data I/O. ST ST ST Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I2C mode. ST ST Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. ECCP1 PWM output A. ST CMOS ST Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM output A. ST ST Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input. Pin Type Buffer Type Description PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI RC1/T1OSI/ECCP2/P2A RC1 T1OSI ECCP2(2) P2A(2) RC2/ECCP1/P1A RC2 ECCP1 P1A RC3/SCK1/SCL1 RC3 SCK1 SCL1 RC4/SDI1/SDA1 RC4 SDI1 SDA1 RC5/SDO1 RC5 SDO1 RC6/TX1/CK1 RC6 TX1 CK1 RC7/RX1/DT1 RC7 RX1 DT1 Legend:
Note 1: 2: 3: 4: 5:
Preliminary
DS39762C-page 31
PIC18F97J60 FAMILY
TABLE 1-6:
Pin Name

Pin Number TQFP 92 I/O I/O I/O 91 I/O I/O I/O 90 I/O I/O I/O 89 I/O I/O I/O 88 I/O I/O I/O O 87 I/O I/O I/O I I/O 84 I/O I/O I/O I/O I/O 83 I/O I/O I/O I ST TTL TTL TTL Digital I/O. External memory address/data 7. Parallel Slave Port data. SPI slave select input. ST TTL TTL ST ST Digital I/O. External memory address/data 6. Parallel Slave Port data. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I2C mode. ST TTL TTL ST ST Digital I/O. External memory address/data 5. Parallel Slave Port data. SPI data in. I2C data I/O. ST TTL TTL Digital I/O. External memory address/data 4. Parallel Slave Port data. SPI data out. ST TTL TTL Digital I/O. External memory address/data 3. Parallel Slave Port data. ST TTL TTL Digital I/O. External memory address/data 2. Parallel Slave Port data. ST TTL TTL Digital I/O. External memory address/data 1. Parallel Slave Port data. ST TTL TTL Digital I/O. External memory address/data 0. Parallel Slave Port data. Pin Type Buffer Type Description PORTD is a bidirectional I/O port.
RD0/AD0/PSP0 RD0 AD0 PSP0 RD1/AD1/PSP1 RD1 AD1 PSP1 RD2/AD2/PSP2 RD2 AD2 PSP2 RD3/AD3/PSP3 RD3 AD3 PSP3 RD4/AD4/PSP4/SDO2 RD4 AD4 PSP4 SDO2 RD5/AD5/PSP5/ SDI2/SDA2 RD5 AD5 PSP5 SDI2 SDA2 RD6/AD6/PSP6/ SCK2/SCL2 RD6 AD6 PSP6 SCK2 SCL2 RD7/AD7/PSP7/SS2 RD7 AD7 PSP7 SS2 Legend:
Note 1: 2: 3: 4: 5:
DS39762C-page 32
Preliminary
PIC18F97J60 FAMILY
TABLE 1-6:
Pin Name

Pin Number TQFP 4 I/O I/O I O 3 I/O I/O I O 98 I/O I/O I O 97 I/O I/O O 96 I/O I/O O 95 I/O I/O O 94 I/O I/O O 93 I/O I/O I/O O ST TTL ST Digital I/O. External memory address/data 15. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM output A. ST TTL Digital I/O. External memory address/data 14. ECCP1 PWM output B. ST TTL Digital I/O. External memory address/data 13. ECCP1 PWM output C. ST TTL Digital I/O. External memory address/data 12. ECCP3 PWM output B. ST TTL Digital I/O. External memory address/data 11. ECCP3 PWM output C. ST TTL TTL Digital I/O. External memory address/data 10. Chip select control for Parallel Slave Port. ECCP2 PWM output B. ST TTL TTL Digital I/O. External memory address/data 9. Write control for Parallel Slave Port. ECCP2 PWM output C. ST TTL TTL Digital I/O. External memory address/data 8. Read control for Parallel Slave Port. ECCP2 PWM output D. Pin Type Buffer Type Description PORTE is a bidirectional I/O port.
RE0/AD8/RD/P2D RE0 AD8 RD P2D RE1/AD9/WR/P2C RE1 AD9 WR P2C RE2/AD10/CS/P2B RE2 AD10 CS P2B RE3/AD11/P3C RE3 AD11 P3C(3) RE4/AD12/P3B RE4 AD12 P3B(3) RE5/AD13/P1C RE5 AD13 P1C(3) RE6/AD14/P1B RE6 AD14 P1B(3) RE7/AD15/ECCP2/P2A RE7 AD15 ECCP2(4) P2A(4) Legend:
Note 1: 2: 3: 4: 5:
Preliminary
DS39762C-page 33
PIC18F97J60 FAMILY
TABLE 1-6:
Pin Name

Pin Number TQFP 12 I/O I 28 I/O I O 23 I/O I O 22 I/O I 21 I/O I 20 I/O I O 19 I/O I 18 I/O I ST TTL Digital I/O. SPI slave select input. ST Analog Digital I/O. Analog input 11. ST Analog Digital I/O. Analog input 10. Comparator reference voltage output. ST Analog Digital I/O. Analog input 9. ST Analog Digital I/O. Analog input 8. ST Analog Digital I/O. Analog input 7. Comparator 1 output. ST Analog Digital I/O. Analog input 6. Comparator 2 output. ST Analog Digital I/O. Analog input 5. Pin Type Buffer Type Description PORTF is a bidirectional I/O port.
RF0/AN5 RF0 AN5 RF1/AN6/C2OUT RF1 AN6 C2OUT RF2/AN7/C1OUT RF2 AN7 C1OUT RF3/AN8 RF3 AN8 RF4/AN9 RF4 AN9 RF5/AN10/CVREF RF5 AN10 CVREF RF6/AN11 RF6 AN11 RF7/SS1 RF7 SS1 Legend:
Note 1: 2: 3: 4: 5:
DS39762C-page 34
Preliminary
PIC18F97J60 FAMILY
TABLE 1-6:
Pin Name

Pin Number TQFP 71 I/O I/O O 70 I/O O I/O 52 I/O I I/O 51 I/O I/O O 14 I/O I/O O 11 10 38 I/O I/O I/O ST ST ST ST ST Digital I/O. Capture 5 input/Compare 5 output/PWM5 output. ECCP1 PWM output D. Digital I/O. Digital I/O. Digital I/O. ST ST Digital I/O. Capture 4 input/Compare 4 output/PWM4 output. ECCP3 PWM output D. ST ST ST Digital I/O. EUSART2 asynchronous receive. EUSART2 synchronous data (see related TX2/CK2 pin). ST ST Digital I/O. EUSART2 asynchronous transmit. EUSART2 synchronous clock (see related RX2/DT2 pin). ST ST Digital I/O. Capture 3 input/Compare 3 output/PWM3 output. ECCP3 PWM output A. Pin Type Buffer Type Description PORTG is a bidirectional I/O port.
RG0/ECCP3/P3A RG0 ECCP3 P3A RG1/TX2/CK2 RG1 TX2 CK2 RG2/RX2/DT2 RG2 RX2 DT2 RG3/CCP4/P3D RG3 CCP4 P3D RG4/CCP5/P1D RG4 CCP5 P1D RG5 RG6 RG7 Legend:
Note 1: 2: 3: 4: 5:
Preliminary
DS39762C-page 35
PIC18F97J60 FAMILY
TABLE 1-6:
Pin Name

Pin Number TQFP 99 I/O O 100 I/O O 1 I/O O 2 I/O O 27 I/O I O 26 I/O I O 25 I/O I O 24 I/O I O ST Analog Digital I/O. Analog input 15. ECCP1 PWM output B. ST Analog Digital I/O. Analog input 14. ECCP1 PWM output C. ST Analog Digital I/O. Analog input 13. ECCP3 PWM output B. ST Analog Digital I/O. Analog input 12. ECCP3 PWM output C. ST Digital I/O. External memory address 19. ST Digital I/O. External memory address 18. ST Digital I/O. External memory address 17. ST Digital I/O. External memory address 16. Pin Type Buffer Type Description PORTH is a bidirectional I/O port.
RH0/A16 RH0 A16 RH1/A17 RH1 A17 RH2/A18 RH2 A18 RH3/A19 RH3 A19 RH4/AN12/P3C RH4 AN12 P3C(5) RH5/AN13/P3B RH5 AN13 P3B(5) RH6/AN14/P1C RH6 AN14 P1C(5) RH7/AN15/P1B RH7 AN15 P1B(5) Legend:
Note 1: 2: 3: 4: 5:
DS39762C-page 36
Preliminary
PIC18F97J60 FAMILY
TABLE 1-6:
Pin Name

Pin Number TQFP 49 I/O O 50 I/O O 66 I/O O 61 I/O O 47 I/O O 48 I/O O 58 I/O O 39 I/O O ST Digital I/O. External memory high byte control. ST Digital I/O. External memory low byte control. ST Digital I/O External memory chip enable control. ST Digital I/O. External memory byte address 0 control. ST Digital I/O. External memory write high control. ST Digital I/O. External memory write low control. ST Digital I/O. External memory output enable. ST Digital I/O. External memory address latch enable. Pin Type Buffer Type Description PORTJ is a bidirectional I/O port.
RJ0/ALE RJ0 ALE RJ1/OE RJ1 OE RJ2/WRL RJ2 WRL RJ3/WRH RJ3 WRH RJ4/BA0 RJ4 BA0 RJ5/CE RJ5 CE RJ6/LB RJ6 LB RJ7/UB RJ7 UB Legend:
Note 1: 2: 3: 4: 5:
Preliminary
DS39762C-page 37
PIC18F97J60 FAMILY
TABLE 1-6:
Pin Name NC VSS VDD AVSS AVDD ENVREG VDDCORE/VCAP VDDCORE VCAP VSSPLL VDDPLL VSSTX VDDTX VSSRX VDDRX RBIAS TPOUT+ TPOUTTPIN+ TPINLegend: 82 81 79 76 72 75 80 78 77 74 73

Pin Number TQFP 9 15, 36, 40, 60, 65, 85 17, 37, 59, 62, 86 31 30 29 16 P P P P P P P P I O O I I Pin Type P P P P I Buffer Type ST No connect. Ground reference for logic and I/O pins. Positive supply for peripheral digital logic and I/O pins. Ground reference for analog modules. Positive supply for analog modules. Enable for on-chip voltage regulator. Core logic power or external filter capacitor connection. Positive supply for microcontroller core logic (regulator disabled). External filter capacitor connection (regulator enabled). Ground reference for Ethernet PHY PLL. Positive 3.3V supply for Ethernet PHY PLL. Ground reference for Ethernet PHY transmit subsystem. Positive 3.3V supply for Ethernet PHY transmit subsystem. Ground reference for Ethernet PHY receive subsystem. Positive 3.3V supply for Ethernet PHY receive subsystem. Description
Analog Ethernet differential signal input. Analog Ethernet differential signal input.
Note 1: 2: 3: 4: 5:
DS39762C-page 38
Preliminary
PIC18F97J60 FAMILY
2.0
2.1
OSCILLATOR CONFIGURATIONS
Overview
2.2
Oscillator Types
The PIC18F97J60 family of devices can be operated in five different oscillator modes: 1. 2. 3. 4. 5. HS HSPLL EC ECPLL INTRC High-Speed Crystal/Resonator High-Speed Crystal/Resonator with Software PLL Control External Clock with FOSC/4 Output External Clock with Software PLL Control Internal 31 kHz Oscillator
Devices in the PIC18F97J60 family incorporate an oscillator and microcontroller clock system that differs from standard PIC18FXXJXX devices. The addition of the Ethernet module, with its requirement for a stable 25 MHz clock source, makes it necessary to provide a primary oscillator that can provide this frequency as well as a range of different microcontroller clock speeds. An overview of the oscillator structure is shown in Figure 2-1. Other oscillator features used in PIC18FXXJXX enhanced microcontrollers, such as the internal RC oscillator and clock switching, remain the same. They are discussed later in this chapter.
2.2.1
OSCILLATOR CONTROL
The oscillator mode is selected by programming the FOSC2:FOSC0 Configuration bits. FOSC1:FOSC0 bits select the default primary oscillator modes, while FOSC2 selects when INTRC may be invoked. The OSCCON register (Register 2-2) selects the Active Clock mode. It is primarily used in controlling clock switching in power-managed modes. Its use is discussed in Section 2.7.1 Oscillator Control Register. The OSCTUNE register (Register 2-1) is used to select the system clock frequency from the primary oscillator source by selecting combinations of prescaler/postscaler settings and enabling the PLL. Its use is described in Section 2.6.1 PLL Block.
FIGURE 2-1:
PIC18F97J60 FAMILY CLOCK DIAGRAM

Primary Oscillator PIC18F97J60 Family Ethernet Clock Sleep PLL/Prescaler/Postscaler PLL Prescaler 5x PLL PLL Postscaler OSCTUNE<7:5>(1) Clock Control FOSC2:FOSC0 OSCCON<1:0>
OSC2
OSC1
Secondary Oscillator T1OSO T1OSI T1OSCEN Enable Oscillator INTRC Source
EC, HS, ECPLL, HSPLL MUX Peripherals
T1OSC
Internal Oscillator
CPU IDLEN WDT, PWRT, FSCM and Two-Speed Start-up Clock Source Option for Other Modules
Note 1:
See Table 2-2 for OSCTUNE register configurations and their corresponding frequencies.
Preliminary
DS39762C-page 39
PIC18F97J60 FAMILY
2.3 Crystal Oscillator/Ceramic Resonators (HS Modes)
Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time. 2: Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components. 3: Rs may be required to avoid overdriving crystals with low drive level specifications. 4: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
In HS or HSPLL Oscillator modes, a crystal is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-2 shows the pin connections. The oscillator design requires the use of a crystal that is rated for parallel resonant operation. Note: Use of a crystal rated for series resonant operation may give a frequency out of the crystal manufacturers specifications.
FIGURE 2-2:
CRYSTAL OSCILLATOR OPERATION (HS OR HSPLL CONFIGURATION)

OSC1 To Internal Logic Sleep
2.4
External Clock Input (EC Modes)
C1(1)
The EC and ECPLL Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode. In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC Oscillator mode.
XTAL
OSC2 C2(1) Note 1: 2: 3: RS(2)
RF(3)
PIC18FXXJ6X
See Table 2-1 for initial values of C1 and C2. A series resistor (RS) may be required for crystals with a low drive specification. RF varies with the oscillator mode chosen.
FIGURE 2-3:
EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)

OSC1/CLKI
TABLE 2-1:
CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Crystal Freq. 25 MHz Typical Capacitor Values Tested: C1 33 pF C2 33 pF
Clock from Ext. System FOSC/4
PIC18FXXJ6X
OSC2/CLKO
Osc Type HS
Capacitor values are for design guidance only. Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information: AN588, PIC Microcontroller Oscillator Design Guide AN826, Crystal Oscillator Basics and Crystal Selection for rfPIC and PIC Devices AN849, Basic PIC Oscillator Design AN943, Practical PIC Oscillator Analysis and Design AN949, Making Your Oscillator Work See the notes following this table for additional information.
An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-4. In this configuration, the OSC2 pin is left open. Current consumption in this configuration will be somewhat higher than EC mode, as the internal oscillators feedback circuitry will be enabled (in EC mode, the feedback circuit is disabled).
FIGURE 2-4:
EXTERNAL CLOCK INPUT OPERATION (HS CONFIGURATION)

OSC1
Clock from Ext. System Open
PIC18FXXJ6X
(HS Mode) OSC2
DS39762C-page 40
Preliminary
PIC18F97J60 FAMILY
2.5 Internal Oscillator Block
The PIC18F97J60 family of devices includes an internal oscillator source (INTRC) which provides a nominal 31 kHz output. The INTRC is enabled on device power-up and clocks the device during its configuration cycle until it enters operating mode. INTRC is also enabled if it is selected as the device clock source or if any of the following are enabled: Fail-Safe Clock Monitor Watchdog Timer Two-Speed Start-up These features are discussed in greater detail in Section 24.0 Special Features of the CPU. The INTRC can also be optionally configured as the default clock source on device start-up by setting the FOSC2 Configuration bit. This is discussed in Section 2.7.1 Oscillator Control Register. used for Ethernet applications. No provision is made for internally generating the required Ethernet clock from a primary oscillator source of a different frequency. A frequency tolerance is specified, likely excluding the use of ceramic resonators. See Section 27.0 Electrical Characteristics, Table 27-6, parameter 5, for more details.
2.6.1
PLL BLOCK
To accommodate a range of applications and microcontroller clock speeds, a separate PLL block is incorporated into the clock system. It consists of three components: A configurable prescaler (1:2 or 1:3) A 5x PLL frequency multiplier A configurable postscaler (1:1, 1:2, or 1:3) The operation of the PLL blocks components is controlled by the OSCTUNE register (Register 2-1). The use of the PLL blocks prescaler and postscaler, with or without the PLL itself, provides a range of system clock frequencies to choose from, including the unaltered 25 MHz of the primary oscillator. The full range of possible oscillator configurations compatible with Ethernet operation is shown in Table 2-2.
2.6
Ethernet Operation and the Microcontroller Clock
Although devices of the PIC18F97J60 family can accept a wide range of crystals and external oscillator inputs, they must always have a 25 MHz clock source when
REGISTER 2-1:
R/W-0 PPST1 bit 7 Legend: R = Readable bit -n = Value at POR bit 7
OSCTUNE: PLL BLOCK CONTROL REGISTER

R/W-0 PLLEN(1) R/W-0 PPST0 R/W-0 PPRE U-0 U-0 U-0 U-0 bit 0
W = Writable bit 1 = Bit is set
U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
PPST1: PLL Postscaler Configuration bit 1 = Divide-by-2 0 = Divide-by-3 PLLEN: 5x Frequency Multiplier PLL Enable bit(1) 1 = PLL enabled 0 = PLL disabled PPST0: PLL Postscaler Enable bit 1 = Postscaler enabled 0 = Postscaler disabled PPRE: PLL Prescaler Configuration bit 1 = Divide-by-2 0 = Divide-by-3 Unimplemented: Read as 0 Available only for ECPLL and HSPLL oscillator configurations; otherwise, this bit is unavailable and is read as 0.
bit 6
bit 5
bit 4
bit 3-0 Note 1:
Preliminary
DS39762C-page 41
PIC18F97J60 FAMILY
TABLE 2-2:
5x PLL
DEVICE CLOCK SPEEDS FOR VARIOUS PLL BLOCK CONFIGURATIONS

PLL Prescaler PLL Postscaler Disabled 2 2 3 Disabled 3 Disabled(2) 2 3 Disabled 2 3 2 3 PLL Block Configuration (OSCTUNE<7:4>) x101 1111 0111 x100 1110 0110 x00x 1011 0011 1010 0010 Clock Frequency (MHz) (Note 1) 31.2500 20.8333 41.6667 20.8333 13.8889 25 (Default) 6.2500 4.1667 4.1667 2.7778
Enabled
Disabled
2 3
Legend: x = Dont care Note 1: Reserved configuration; represents a clock frequency beyond the microcontrollers operating range. 2: The prescaler is automatically disabled when the PLL and postscaler are both disabled.
2.7
Clock Sources and Oscillator Switching
The PIC18F97J60 family of devices includes a feature that allows the device clock source to be switched from the main oscillator to an alternate clock source. These devices also offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available. Essentially, there are three clock sources for these devices: Primary oscillators Secondary oscillators Internal oscillator block The primary oscillators include the External Crystal and Resonator modes and the External Clock modes. The particular mode is defined by the FOSC2:FOSC0 Configuration bits. The details of these modes are covered earlier in this chapter.
The secondary oscillators are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode. The PIC18F97J60 family of devices offers the Timer1 oscillator as a secondary oscillator. In all power-managed modes, this oscillator is often the time base for functions such as a Real-Time Clock (RTC). Most often, a 32.768 kHz watch crystal is connected between the RC0/T1OSO/T13CKI and RC1/T1OSI pins. Loading capacitors are also connected from each pin to ground. The Timer1 oscillator is discussed in greater detail in Section 12.3 Timer1 Oscillator. In addition to being a primary clock source, the internal oscillator is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor. The clock sources for the PIC18F97J60 family devices are shown in Figure 2-1. See Section 24.0 Special Features of the CPU for Configuration register details.
DS39762C-page 42
Preliminary
PIC18F97J60 FAMILY
2.7.1 OSCILLATOR CONTROL REGISTER
The OSCCON register (Register 2-2) controls several aspects of the device clocks operation, both in full power operation and in power-managed modes. The System Clock Select bits, SCS1:SCS0, select the clock source. The available clock sources are the primary clock (defined by the FOSC2:FOSC0 Configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator. The clock source changes after one or more of the bits are changed, following a brief clock transition interval. The OSTS (OSCCON<3>) and T1RUN (T1CON<6>) bits indicate which clock source is currently providing the device clock. The T1RUN bit indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these bits will be set at any time. If neither bit is set, the INTRC source is providing the clock, or the internal oscillator has just started and is not yet stable. The IDLEN bit determines if the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed. The use of the flag and control bits in the OSCCON register is discussed in more detail in Section 3.0 Power-Managed Modes. Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source will be ignored. 2: It is recommended that the Timer1 oscillator be operating and stable before executing the SLEEP instruction or a very long delay may occur while the Timer1 oscillator starts.
REGISTER 2-2:
R/W-0 IDLEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7
OSCCON: OSCILLATOR CONTROL REGISTER

U-0 U-0 U-0 R-q OSTS(1) U-0 R/W-0 SCS1 R/W-0 SCS0 bit 0 q = Value determined by configuration W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
IDLEN: Idle Enable bit 1 = Device enters Idle mode on SLEEP instruction 0 = Device enters Sleep mode on SLEEP instruction Unimplemented: Read as 0 OSTS: Oscillator Status bit(1) 1 = Device is running from oscillator source defined when SCS1:SCS0 = 00 0 = Device is running from oscillator source defined when SCS1:SCS0 = 01, 10 or 11 Unimplemented: Read as 0 SCS1:SCS0: System Clock Select bits 11 = Internal oscillator 10 = Primary oscillator 01 = Timer1 oscillator When FOSC2 = 1; 00 = Primary oscillator When FOSC2 = 0; 00 = Internal oscillator Reset value is 0 when Two-Speed Start-up is enabled and 1 if disabled.
bit 6-4 bit 3
bit 2 bit 1-0
Note 1:
Preliminary
DS39762C-page 43
PIC18F97J60 FAMILY
2.7.1.1 System Clock Selection and the FOSC2 Configuration Bit
The SCS bits are cleared on all forms of Reset. In the devices default configuration, this means the primary oscillator defined by FOSC1:FOSC0 (that is, one of the HC or EC modes) is used as the primary clock source on device Resets. The default clock configuration on Reset can be changed with the FOSC2 Configuration bit. This bit affects the clock source selection setting when SCS1:SCS0 = 00. When FOSC2 = 1 (default), the oscillator source defined by FOSC1:FOSC0 is selected whenever SCS1:SCS0 = 00. When FOSC2 = 0, the INTRC oscillator is selected whenever SCS1:SCS2 = 00. Because the SCS bits are cleared on Reset, the FOSC2 setting also changes the default oscillator mode on Reset. Regardless of the setting of FOSC2, INTRC will always be enabled on device power-up. It will serve as the clock source until the device has loaded its configuration values from memory. It is at this point that the FOSC Configuration bits are read and the oscillator selection of operational mode is made. Note that either the primary clock or the internal oscillator will have two bit setting options, at any given time, depending on the setting of FOSC2. In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3. In RC_RUN and RC_IDLE modes, the internal oscillator provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power-managed mode (see Section 24.2 Watchdog Timer (WDT) through Section 24.5 Fail-Safe Clock Monitor for more information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up). If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a Real-Time Clock. Other features may be operating that do not require a device clock source (i.e., MSSP slave, PSP, INTx pins and others). Peripherals that may add significant current consumption are listed in Section 27.2 DC Characteristics: Power-Down and Supply Current.
2.7.2
OSCILLATOR TRANSITIONS
PIC18F97J60 family devices contain circuitry to prevent clock glitches when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable. Clock transitions are discussed in greater detail in Section 3.1.2 Entering Power-Managed Modes.
2.9
Power-up Delays
Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see Section 4.6 Power-up Timer (PWRT). The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 27-12); it is always enabled. The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device. There is a delay of interval TCSD (parameter 38, Table 27-12), following POR, while the controller becomes ready to execute instructions.
2.8
Effects of Power-Managed Modes on the Various Clock Sources
When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin if used by the oscillator) will stop oscillating.
TABLE 2-3:
EC, ECPLL HS, HSPLL Note:
OSC1 AND OSC2 PIN STATES IN SLEEP MODE

OSC1 Pin Floating, pulled by external clock Feedback inverter disabled at quiescent voltage level OSC2 Pin At logic low (clock/4 output) Feedback inverter disabled at quiescent voltage level
Oscillator Mode
See Table 4-2 in Section 4.0 Reset for time-outs due to Sleep and MCLR Reset.
DS39762C-page 44
Preliminary
PIC18F97J60 FAMILY
3.0 POWER-MANAGED MODES
3.1.1 CLOCK SOURCES
The PIC18F97J60 family devices provide the ability to manage power consumption by simply managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. For the sake of managing power in an application, there are three primary modes of operation: Run mode Idle mode Sleep mode These modes define which portions of the device are clocked and at what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source. The power-managed modes include several power-saving features offered on previous PIC MCU devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC MCU devices, where all device clocks are stopped. The SCS1:SCS0 bits allow the selection of one of three clock sources for power-managed modes. They are: The primary clock, as defined by the FOSC2:FOSC0 Configuration bits The secondary clock (Timer1 oscillator) The internal oscillator
3.1.2
ENTERING POWER-MANAGED MODES
Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in Section 3.1.3 Clock Transitions and Status Indicators and subsequent sections. Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit. Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.
3.1
Selecting Power-Managed Modes
Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and which clock source is to be used. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS1:SCS0 bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.
TABLE 3-1:
Mode Sleep PRI_RUN SEC_RUN RC_RUN PRI_IDLE SEC_IDLE RC_IDLE Note 1:
POWER-MANAGED MODES
OSCCON<7,1:0> IDLEN(1) 0 N/A N/A N/A 1 1 1 SCS1:SCS0 N/A 10 01 11 10 01 11 Module Clocking CPU Off Clocked Clocked Clocked Off Off Off Peripherals Off Clocked Clocked Clocked Clocked Clocked Clocked Available Clock and Oscillator Source None All clocks are disabled Primary HS, EC, HSPLL, ECPLL; this is the normal, full power execution mode Secondary Timer1 Oscillator Internal Oscillator Primary HS, EC, HSPLL, ECPLL Secondary Timer1 Oscillator Internal Oscillator
IDLEN reflects its value when the SLEEP instruction is executed.
Preliminary
DS39762C-page 45
PIC18F97J60 FAMILY
3.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS 3.2.2 SEC_RUN MODE
The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable. Two bits indicate the current clock source and its status: OSTS (OSCCON<3>) and T1RUN (T1CON<6>). In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If neither of these bits is set, INTRC is clocking the device. Note: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode, or one of the Idle modes, depending on the setting of the IDLEN bit. The SEC_RUN mode is the compatible mode to the clock switching feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source. SEC_RUN mode is entered by setting the SCS1:SCS0 bits to 01. The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared. Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to 01, entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.
3.1.4
MULTIPLE SLEEP COMMANDS
The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.
3.2
Run Modes
In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.
On transitions from SEC_RUN mode to PRI_RUN, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.
3.2.1
PRI_RUN MODE
The PRI_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset unless Two-Speed Start-up is enabled (see Section 24.4 Two-Speed Start-up for details). In this mode, the OSTS bit is set. (see Section 2.7.1 Oscillator Control Register).
DS39762C-page 46
Preliminary
PIC18F97J60 FAMILY
FIGURE 3-1: TRANSITION TIMING FOR ENTRY TO SEC_RUN MODE
Q1 Q2 Q3 Q4 Q1 T1OSI OSC1 CPU Clock Peripheral Clock Program Counter PC PC + 2 PC + 4 1 2 3 n-1 n Q2 Q3 Q4 Q1 Q2 Q3
Clock Transition
FIGURE 3-2:
TRANSITION TIMING FROM SEC_RUN MODE TO PRI_RUN MODE (HSPLL)

Q1 T1OSI OSC1 TOST(1) TPLL(1) 1 2 n-1 n Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3
PLL Clock Output CPU Clock Peripheral Clock Program Counter SCS1:SCS0 bits Changed PC OSTS bit Set
Clock Transition
PC + 2
PC + 4
Note 1: TOST = 1024 TOSC; TPLL = 2 ms (approx). These intervals are not shown to scale.
Preliminary
DS39762C-page 47
PIC18F97J60 FAMILY
3.2.3 RC_RUN MODE
In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator; the primary clock is shut down. This mode provides the best power conservation of all the Run modes while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times. This mode is entered by setting SCS<1:0> to 11. When the clock source is switched to the INTRC (see Figure 3-3), the primary oscillator is shut down and the OSTS bit is cleared. On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTRC while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-4). When the clock switch is complete, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or Fail-Safe Clock Monitor is enabled.
FIGURE 3-3:
TRANSITION TIMING TO RC_RUN MODE

Q1 Q2 Q3 Q4 Q1 Q2 1 2 3 n-1 n Q3 Q4 Q1 Q2 Q3
INTRC OSC1 CPU Clock Peripheral Clock Program Counter PC
Clock Transition
PC + 2
PC + 4
FIGURE 3-4:
TRANSITION TIMING FROM RC_RUN MODE TO PRI_RUN MODE

Q1 INTRC OSC1 TOST(1) TPLL(1) 1 2 n-1 n Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3
PLL Clock Output CPU Clock Peripheral Clock Program Counter SCS1:SCS0 bits Changed PC OSTS bit Set
Clock Transition
PC + 2
PC + 4
Note 1: TOST = 1024 TOSC; TPLL = 2 ms (approx). These intervals are not shown to scale.
DS39762C-page 48
Preliminary
PIC18F97J60 FAMILY
3.3 Sleep Mode 3.4 Idle Modes
The power-managed Sleep mode is identical to the legacy Sleep mode offered in all other PIC MCU devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 3-5). All clock source status bits are cleared. Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run. When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS1:SCS0 bits becomes ready (see Figure 3-6), or it will be clocked from the internal oscillator if either the Two-Speed Start-up or the Fail-Safe Clock Monitor is enabled (see Section 24.0 Special Features of the CPU). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up. The Idle modes allow the controllers CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption. If the IDLEN bit is set to 1 when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run. Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (parameter 38, Table 27-12) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up. While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS1:SCS0 bits.
FIGURE 3-5:
OSC1 CPU Clock Peripheral Clock Sleep Program Counter PC
TRANSITION TIMING FOR ENTRY TO SLEEP MODE
Q1 Q2 Q3 Q4 Q1
PC + 2
FIGURE 3-6:
TRANSITION TIMING FOR WAKE FROM SLEEP MODE (HSPLL)

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
OSC1 PLL Clock Output CPU Clock Peripheral Clock Program Counter Wake Event PC OSTS bit Set PC + 2 PC + 4 PC + 6 TOST(1) TPLL(1)
Note1: TOST = 1024 TOSC; TPLL = 2 ms (approx). These intervals are not shown to scale.
Preliminary
DS39762C-page 49
PIC18F97J60 FAMILY
3.4.1 PRI_IDLE MODE 3.4.2 SEC_IDLE MODE
This mode is unique among the three low-power Idle modes in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to warm up or transition from another oscillator. PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set the SCS<1:0> bits to 10 and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC1:FOSC0 Configuration bits. The OSTS bit remains set (see Figure 3-7). When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-8). In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set SCS<1:0> to 01 and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set. When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-8). Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled, but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.
FIGURE 3-7:
TRANSITION TIMING FOR ENTRY TO IDLE MODE

Q1 Q2 Q3 Q4 Q1
OSC1 CPU Clock Peripheral Clock Program Counter PC PC + 2
FIGURE 3-8:
TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE

Q1 Q2 Q3 Q4
OSC1 CPU Clock Peripheral Clock Program Counter Wake Event PC TCSD
DS39762C-page 50
Preliminary
PIC18F97J60 FAMILY
3.4.3 RC_IDLE MODE 3.5.2 EXIT BY WDT TIME-OUT
In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator. This mode allows for controllable power conservation during Idle periods. From RC_RUN mode, RC_IDLE mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then clear the SCS bits and execute SLEEP. When the clock source is switched to the INTRC, the primary oscillator is shut down and the OSTS bit is cleared. When a wake event occurs, the peripherals continue to be clocked from the INTRC. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTRC. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled. A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs. If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 3.2 Run Modes and Section 3.3 Sleep Mode). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 24.2 Watchdog Timer (WDT)). The WDT timer and postscaler are cleared by one of the following events: Executing a SLEEP or CLRWDT instruction The loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled)
3.5.3
EXIT BY RESET
3.5
Exiting Idle and Sleep Modes
Exiting an Idle or Sleep mode by Reset automatically forces the device to run from the INTRC.
An exit from Sleep mode, or any of the Idle modes, is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes sections (see Section 3.2 Run Modes, Section 3.3 Sleep Mode and Section 3.4 Idle Modes).
3.5.4
EXIT WITHOUT AN OSCILLATOR START-UP TIMER DELAY
Certain exits from power-managed modes do not invoke the OST at all. There are two cases: PRI_IDLE mode, where the primary clock source is not stopped The primary clock source is either the EC or ECPLL mode In these instances, the primary clock source either does not require an oscillator start-up delay since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (EC). However, a fixed delay of interval TCSD following the wake event is still required when leaving the Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.
3.5.1
EXIT BY INTERRUPT
Any of the available interrupt sources can cause the device to exit from an Idle mode, or the Sleep mode, to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set. On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 Interrupts). A fixed delay of interval TCSD following the wake event is required when leaving the Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.
Preliminary
DS39762C-page 51
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 52
Preliminary
PIC18F97J60 FAMILY
4.0 RESET
The PIC18F97J60 family of devices differentiates between various kinds of Reset: a) b) c) d) e) f) g) h) i) MCLR Reset during normal operation MCLR Reset during power-managed modes Power-on Reset (POR) Brown-out Reset (BOR) Configuration Mismatch (CM) RESET Instruction Stack Full Reset Stack Underflow Reset Watchdog Timer (WDT) Reset during execution A simplified block diagram of the on-chip Reset circuit is shown in Figure 4-1.
4.1
RCON Register
Device Reset events are tracked through the RCON register (Register 4-1). The lower six bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be set by the event and must be cleared by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in Section 4.7 Reset State of Registers. The RCON register also has a control bit for setting interrupt priority (IPEN). Interrupt priority is discussed in Section 9.0 Interrupts.
This section discusses Resets generated by hard events (MCLR), power events (POR and BOR) and Configuration Mismatches (CM). It also covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.6.4 Stack Full and Underflow Resets. WDT Resets are covered in Section 24.2 Watchdog Timer (WDT).
FIGURE 4-1:
SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

RESET Instruction
Configuration Word Mismatch Stack Pointer Stack Full/Underflow Reset
External Reset MCLR
( )_IDLE Sleep WDT Time-out VDD Rise Detect POR Pulse
VDD
Brown-out Reset(1) S PWRT 32 s INTRC PWRT 66 ms R Q Chip_Reset
11-Bit Ripple Counter
Note 1:
The ENVREG pin must be tied high to enable Brown-out Reset. The Brown-out Reset is provided by the on-chip voltage regulator when there is insufficient source voltage to maintain regulation.
Preliminary
DS39762C-page 53
PIC18F97J60 FAMILY
REGISTER 4-1:
R/W-0 IPEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
RCON: RESET CONTROL REGISTER

U-0 R/W-1 CM R/W-1 RI R-1 TO R-1 PD R/W-0 POR R/W-0 BOR bit 0
IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode) Unimplemented: Read as 0 CM: Configuration Mismatch Flag bit 1 = A Configuration Mismatch Reset has not occurred 0 = A Configuration Mismatch Reset has occurred (must be set in software after a Configuration Mismatch Reset occurs) RI: RESET Instruction Flag bit 1 = The RESET instruction was not executed (set by firmware only) 0 = The RESET instruction was executed causing a device Reset (must be set in software after a Brown-out Reset occurs) TO: Watchdog Timer Time-out Flag bit 1 = Set by power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred PD: Power-Down Detection Flag bit 1 = Set by power-up or by the CLRWDT instruction 0 = Set by execution of the SLEEP instruction POR: Power-on Reset Status bit 1 = A Power-on Reset has not occurred (set by firmware only) 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) BOR: Brown-out Reset Status bit 1 = A Brown-out Reset has not occurred (set by firmware only) 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)
bit 6 bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Note 1: It is recommended that the POR bit be set after a Power-on Reset has been detected so that subsequent Power-on Resets may be detected. 2: If the on-chip voltage regulator is disabled, BOR remains 0 at all times. See Section 4.4.1 Detecting BOR for more information. 3: Brown-out Reset is said to have occurred when BOR is 0 and POR is 1 (assuming that POR was set to 1 by software immediately after a Power-on Reset).
DS39762C-page 54
Preliminary
PIC18F97J60 FAMILY
4.2 Master Clear (MCLR)
FIGURE 4-2:
The MCLR pin provides a method for triggering a hard external Reset of the device. A Reset is generated by holding the pin low. PIC18 extended microcontroller devices have a noise filter in the MCLR Reset path which detects and ignores small pulses. The MCLR pin is not driven low by any internal Resets, including the WDT.
EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)
VDD D(1)
VDD R(2) R1(3) C MCLR
4.3
Power-on Reset (POR)

Note 1:
PIC18FXXJ6X
A Power-on Reset condition is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation. To take advantage of the POR circuitry, tie the MCLR pin through a resistor (1 k to 10 k) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 4-2. When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met. POR events are captured by the POR bit (RCON<1>). The state of the bit is set to 0 whenever a Power-on Reset occurs; it does not change for any other Reset event. POR is not reset to 1 by any hardware event. To capture multiple events, the user manually resets the bit to 1 in software following any Power-on Reset.
External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down. R < 40 k is recommended to make sure that the voltage drop across R does not violate the devices electrical specification. R1 1 k will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown, due to Electrostatic Discharge (ESD), or Electrical Overstress (EOS).
2:
3:
4.4.1
DETECTING BOR
The BOR bit always resets to 0 on any Brown-out Reset or Power-on Reset event. This makes it difficult to determine if a Brown-out Reset event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to 1 in software immediately after any Power-on Reset event. If BOR is 0 while POR is 1, it can be reliably assumed that a Brown-out Reset event has occurred. If the voltage regulator is disabled, Brown-out Reset functionality is disabled. In this case, the BOR bit cannot be used to determine a Brown-out Reset event. The BOR bit is still cleared by a Power-on Reset event.
4.4
Brown-out Reset (BOR)
The PIC18F97J60 family of devices incorporates a simple BOR function when the internal regulator is enabled (ENVREG pin is tied to VDD). Any drop of VDD below VBOR (parameter D005), for greater than time TBOR (parameter 35), will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR. Once a BOR has occurred, the Power-up Timer will keep the chip in Reset for TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.
4.5
Configuration Mismatch (CM)
The Configuration Mismatch (CM) Reset is designed to detect and attempt to recover from random, memory corrupting events. These include Electrostatic Discharge (ESD) events which can cause widespread single-bit changes throughout the device and result in catastrophic failure. In PIC18FXXJ Flash devices, the device Configuration registers (located in the configuration memory space) are continuously monitored during operation by comparing their values to complimentary shadow registers. If a mismatch is detected between the two sets of registers, a CM Reset automatically occurs. These events are captured by the CM bit (RCON<5>). The state of the bit is set to 0 whenever a CM event occurs; it does not change for any other Reset event.
Preliminary
DS39762C-page 55
PIC18F97J60 FAMILY
A CM Reset behaves similarly to a Master Clear Reset, RESET instruction, WDT time-out or Stack Event Reset. As with all hard and power Reset events, the device Configuration Words are reloaded from the Flash Configuration Words in program memory as the device restarts. The power-up time delay depends on the INTRC clock and will vary from chip-to-chip due to temperature and process variation. See DC parameter 33 for details.
4.6.1
TIME-OUT SEQUENCE
4.6
Power-up Timer (PWRT)
PIC18F97J60 family of devices incorporates an on-chip Power-up Timer (PWRT) to help regulate the Power-on Reset process. The PWRT is always enabled. The main function is to ensure that the device voltage is stable before code is executed. The Power-up Timer (PWRT) of the PIC18F97J60 family devices is an 11-bit counter which uses the INTRC source as the clock input. This yields an approximate time interval of 2048 x 32 s = 66 ms. While the PWRT is counting, the device is held in Reset.
The PWRT time-out is invoked after the POR pulse has cleared. The total time-out will vary based on the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5 and Figure 4-6 all depict time-out sequences on power-up. Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the PWRT will expire. Bringing MCLR high will begin execution immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC18FXXJ6X device operating in parallel.
FIGURE 4-3:
TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT)
VDD MCLR INTERNAL POR TPWRT PWRT TIME-OUT
INTERNAL RESET
FIGURE 4-4:
TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1
INTERNAL RESET
DS39762C-page 56
Preliminary
PIC18F97J60 FAMILY
FIGURE 4-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2
INTERNAL RESET
FIGURE 4-6:
SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT)
3.3V VDD MCLR 0V 1V
INTERNAL POR TPWRT PWRT TIME-OUT INTERNAL RESET
Preliminary
DS39762C-page 57
PIC18F97J60 FAMILY
4.7 Reset State of Registers
Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a Reset state depending on the type of Reset that occurred. Most registers are not affected by a WDT wake-up since this is viewed as the resumption of normal operation. Status bits from the RCON register (CM, RI, TO, PD, POR and BOR) are set or cleared differently in different Reset situations, as indicated in Table 4-1. These bits are used in software to determine the nature of the Reset. Table 4-2 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.
TABLE 4-1:
STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR RCON REGISTER
Program Counter(1) 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h PC + 2 RCON Register CM 1 u 1 0 u u u u u u u u RI 1 0 1 u u u u u u u u u TO 1 u 1 u 1 1 u u u u 0 0 PD 1 u 1 u u 0 u u u u u 0 POR 0 u u u u u u u u u u u BOR 0 u 0 u u u u u u u u u STKPTR Register STKFUL 0 u u u u u u 1 u u u u STKUNF 0 u u u u u u u 1 1 u u
Condition Power-on Reset RESET Instruction Brown-out Reset Configuration Mismatch Reset MCLR during power-managed Run modes MCLR during power-managed Idle modes and Sleep mode MCLR during full power execution Stack Full Reset (STVREN = 1) Stack Underflow Reset (STVREN = 1) Stack Underflow Error (not an actual Reset, STVREN = 0) WDT time-out during full power or power-managed Run modes WDT time-out during power-managed Idle or Sleep modes Interrupt exit from power-managed modes
PC + 2
Legend: u = unchanged Note 1: When the wake-up is due to an interrupt, and the GIEH or GIEL bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
DS39762C-page 58
Preliminary
PIC18F97J60 FAMILY
TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS
Power-on Reset, Brown-out Reset MCLR Reset, WDT Reset, RESET Instruction, Stack Resets, CM Reset ---0 0000 0000 0000 0000 0000 uu-0 0000 ---0 0000 0000 0000 0000 0000 --00 0000 0000 0000 0000 0000 0000 0000 uuuu uuuu uuuu uuuu 0000 000u 1111 1111 1100 0000 N/A N/A N/A N/A N/A ---- uuuu uuuu uuuu uuuu uuuu N/A N/A N/A N/A N/A ---- uuuu uuuu uuuu ---- 0000 N/A N/A N/A N/A N/A ---- uuuu uuuu uuuu Wake-up via WDT or Interrupt
Register
Applicable Devices
TOSU TOSH TOSL STKPTR PCLATU PCLATH PCL TBLPTRU TBLPTRH TBLPTRL TABLAT PRODH PRODL INTCON INTCON2 INTCON3 INDF0 POSTINC0 POSTDEC0 PREINC0 PLUSW0 FSR0H FSR0L WREG INDF1 POSTINC1 POSTDEC1 PREINC1 PLUSW1 FSR1H FSR1L BSR INDF2 POSTINC2 POSTDEC2 PREINC2 PLUSW2 FSR2H FSR2L Legend: Note 1: 2: 3: 4:
PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X
---0 0000 0000 0000 0000 0000 00-0 0000 ---0 0000 0000 0000 0000 0000 --00 0000 0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx 0000 000x 1111 1111 1100 0000 N/A N/A N/A N/A N/A ---- xxxx xxxx xxxx xxxx xxxx N/A N/A N/A N/A N/A ---- xxxx xxxx xxxx ---- 0000 N/A N/A N/A N/A N/A ---- xxxx xxxx xxxx
---0 uuuu(1) uuuu uuuu(1) uuuu uuuu(1) uu-u uuuu(1) ---u uuuu uuuu uuuu PC + 2(2) --uu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu(3) uuuu uuuu(3) uuuu uuuu(3) N/A N/A N/A N/A N/A ---- uuuu uuuu uuuu uuuu uuuu N/A N/A N/A N/A N/A ---- uuuu uuuu uuuu ---- uuuu N/A N/A N/A N/A N/A ---- uuuu uuuu uuuu
u = unchanged, x = unknown, - = unimplemented bit, read as 0, q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h). One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up). See Table 4-1 for Reset value for specific condition.
Preliminary
DS39762C-page 59
PIC18F97J60 FAMILY
TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)
Power-on Reset, Brown-out Reset MCLR Reset, WDT Reset, RESET Instruction, Stack Resets, CM Reset ---u uuuu 0000 0000 uuuu uuuu 1111 1111 0--- q-00 0000 00----- ---0 0-uq qquu uuuu uuuu uuuu uuuu u0uu uuuu 0000 0000 1111 1111 -000 0000 uuuu uuuu 0000 0000 0000 0000 0000 0000 0000 0000 uuuu uuuu uuuu uuuu 0-00 0000 --00 0000 0-00 0000 uuuu uuuu uuuu uuuu 0000 0000 uuuu uuuu uuuu uuuu 0000 0000 uuuu uuuu uuuu uuuu 0000 0000 0000 0000 0000 0000 0000 0111 uuuu uuuu uuuu uuuu Wake-up via WDT or Interrupt
Register
Applicable Devices
STATUS TMR0H TMR0L T0CON OSCCON ECON1 WDTCON RCON

(4)
PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X
---x xxxx 0000 0000 xxxx xxxx 1111 1111 0--- q-00 0000 00----- ---0 0-q1 1100 xxxx xxxx xxxx xxxx 0000 0000 0000 0000 1111 1111 -000 0000 xxxx xxxx 0000 0000 0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx 0-00 0000 --00 0000 0-00 0000 xxxx xxxx xxxx xxxx 0000 0000 xxxx xxxx xxxx xxxx 0000 0000 xxxx xxxx xxxx xxxx 0000 0000 0000 0000 0000 0000 0000 0111 xxxx xxxx xxxx xxxx
---u uuuu uuuu uuuu uuuu uuuu uuuu uuuu u--- q-uu uuuu uu----- ---u u-uu qquu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu 1111 1111 -uuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu u-uu uuuu --uu uuuu u-uu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu
TMR1H TMR1L T1CON TMR2 PR2 T2CON SSP1BUF SSP1ADD SSP1STAT SSP1CON1 SSP1CON2 ADRESH ADRESL ADCON0 ADCON1 ADCON2 CCPR1H CCPR1L CCP1CON CCPR2H CCPR2L CCP2CON CCPR3H CCPR3L CCP3CON ECCP1AS CVRCON CMCON TMR3H TMR3L Legend: Note 1: 2: 3: 4:
DS39762C-page 60
Preliminary
PIC18F97J60 FAMILY
Power-on Reset, Brown-out Reset MCLR Reset, WDT Reset, RESET Instruction, Stack Resets, CM Reset uuuu uuuu 0000 ---0000 0000 0000 0000 uuuu uuuu 0000 0010 0000 000x ---- ------0 x001111 1111 0000 0000 0000 0000 1111 1-11 0000 0-00 0000 0-00 1111 1111 0000 0000 0000 0000 0-00 --00 0000 -----11 ---1111 1111 1111 1111 ---1 ------1 1111 1111 1111 1111 1111111 1111 --11 1111 1111 1111 ---- -111 1111 1111 1111 1111 1111 1111 --11 1111 --uu ---uuuu uuuu uuuu uuuu Wake-up via WDT or Interrupt
Register
Applicable Devices
T3CON PSPCON SPBRG1 RCREG1 TXREG1 TXSTA1 RCSTA1 EECON2 EECON1 IPR3 PIR3 PIE3 IPR2 PIR2 PIE2 IPR1 PIR1 PIE1 MEMCON OSCTUNE TRISJ TRISH TRISG
PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X
0000 0000 0000 ---0000 0000 0000 0000 xxxx xxxx 0000 0010 0000 000x ---- ------0 x001111 1111 0000 0000 0000 0000 1111 1-11 0000 0-00 0000 0-00 1111 1111 0000 0000 0000 0000 0-00 --00 0000 -----11 ---1111 1111 1111 1111 ---1 ------1 1111 1111 1111 1111 1111111 1111 --11 1111 1111 1111 ---- -111 1111 1111 1111 1111 1111 1111 --11 1111 --xx ---xxxx xxxx xxxx xxxx
uuuu uuuu uuuu ---uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu ---- ------u uuuuuuu uuuu uuuu uuuu(3) uuuu uuuu uuuu u-uu uuuu u-uu(3) uuuu u-uu uuuu uuuu uuuu uuuu(3) uuuu uuuu u-uu --uu uuuu -----uu ---uuuu uuuu uuuu uuuu ---u ------u uuuu uuuu uuuu uuuu uuuuuuu uuuu --uu uuuu uuuu uuuu ---- -uuu uuuu uuuu uuuu uuuu uuuu uuuu --uu uuuu --uu ---uuuu uuuu uuuu uuuu
TRISF TRISE TRISD TRISC TRISB TRISA LATJ LATH Legend: Note 1: 2: 3: 4:
PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X
Preliminary
DS39762C-page 61
PIC18F97J60 FAMILY
Power-on Reset, Brown-out Reset MCLR Reset, WDT Reset, RESET Instruction, Stack Resets, CM Reset ---u ------u uuuu uuuu uuuu uuuu uuuuuuu uuuu --uu uuuu uuuu uuuu ---- -uuu uuuu uuuu uuuu uuuu uuuu uuuu 00uu uuuu --uu ---uuuu uuuu uuuu uuuu ---u ------u uuuu 111u uuuu x000 000x000 000--uu uuuu uuuu uuuu ---- -uuu uuuu uuuu uuuu uuuu uuuu uuuu 0-0u 0000 0000 0000 0100 0-00 0000 0000 0100 0-00 ---0 1010 1111 0101 0000 0000 0000 0000 1111 1111 -000 0000 uuuu uuuu uuuu uuuu Wake-up via WDT or Interrupt
Register
Applicable Devices
LATG
PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X
---x ------x xxxx xxxx xxxx xxxx xxxxxxx xxxx --xx xxxx xxxx xxxx ---- -xxx xxxx xxxx xxxx xxxx xxxx xxxx 00xx xxxx --xx ---xxxx xxxx xxxx xxxx ---x ------x xxxx 111x xxxx x000 000x000 000--xx xxxx xxxx xxxx ---- -xxx xxxx xxxx xxxx xxxx xxxx xxxx 0-0x 0000 0000 0000 0100 0-00 0000 0000 0100 0-00 ---0 1010 1111 0101 0000 0000 0000 0000 1111 1111 -000 0000 xxxx xxxx xxxx xxxx
---u ------u uuuu uuuu uuuu uuuu uuuuuuu uuuu --uu uuuu uuuu uuuu ---- -uuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu --uu ---uuuu uuuu uuuu uuuu ---u ------u uuuu uuuu uuuu uuuu uuuuuuu uuu--uu uuuu uuuu uuuu ---- -uuu uuuu uuuu uuuu uuuu uuuu uuuu u-uu uuuu uuuu uuuu uuuu u-uu uuuu uuuu uuuu u-uu ---u uuuu uuuu uuuu uuuu uuuu uuuu uuuu 1111 1111 -uuu uuuu uuuu uuuu uuuu uuuu
LATF LATE LATD LATC LATB LATA PORTJ PORTH PORTG
PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X
PORTF PORTE PORTD PORTC PORTB PORTA SPBRGH1 BAUDCON1 SPBRGH2 BAUDCON2 ERDPTH ERDPTL ECCP1DEL TMR4 PR4 T4CON CCPR4H CCPR4L Legend: Note 1: 2: 3: 4:
PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X
DS39762C-page 62
Preliminary
PIC18F97J60 FAMILY
Power-on Reset, Brown-out Reset MCLR Reset, WDT Reset, RESET Instruction, Stack Resets, CM Reset --00 0000 uuuu uuuu uuuu uuuu --00 0000 0000 0000 0000 0000 0000 0000 0000 0010 0000 000x 0000 0000 0000 0000 0000 0000 0000 0000 uuuu uuuu 0000 0000 0000 0000 0000 0000 0000 0000 uuuu uuuu -000 0-00 100- ----0-0 -000 -000 0-00 0000 0000 0000 0000 ---0 0000 0000 0000 ---0 0000 0000 0000 ---0 0000 0000 0000 ---0 0000 0000 0000 ---0 0101 1111 1010 ---1 1111 1111 1111 ---0 0101 1111 1010 Wake-up via WDT or Interrupt
Register
Applicable Devices
CCP4CON CCPR5H CCPR5L CCP5CON SPBRG2 RCREG2 TXREG2 TXSTA2 RCSTA2 ECCP3AS ECCP3DEL ECCP2AS ECCP2DEL SSP2BUF SSP2ADD SSP2STAT SSP2CON1 SSP2CON2 EDATA EIR ECON2 ESTAT EIE EDMACSH EDMACSL EDMADSTH EDMADSTL EDMANDH EDMANDL EDMASTH EDMASTL ERXWRPTH ERXWRPTL ERXRDPTH ERXRDPTL ERXNDH ERXNDL ERXSTH ERXSTL Legend: Note 1: 2: 3: 4:
--00 0000 xxxx xxxx xxxx xxxx --00 0000 0000 0000 0000 0000 0000 0000 0000 0010 0000 000x 0000 0000 0000 0000 0000 0000 0000 0000 xxxx xxxx 0000 0000 0000 0000 0000 0000 0000 0000 xxxx xxxx -000 0-00 100- ----0-0 -000 -000 0-00 0000 0000 0000 0000 ---0 0000 0000 0000 ---0 0000 0000 0000 ---0 0000 0000 0000 ---0 0000 0000 0000 ---0 0101 1111 1010 ---1 1111 1111 1111 ---0 0101 1111 1010
--uu uuuu uuuu uuuu uuuu uuuu --uu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu -uuu u-uu uuu- ----u-u -uuu -uuu u-uu uuuu uuuu uuuu uuuu ---u uuuu uuuu uuuu ---u uuuu uuuu uuuu ---u uuuu uuuu uuuu ---u uuuu uuuu uuuu ---u uuuu uuuu uuuu ---u uuuu uuuu uuuu ---u uuuu uuuu uuuu
Preliminary
DS39762C-page 63
PIC18F97J60 FAMILY
Power-on Reset, Brown-out Reset MCLR Reset, WDT Reset, RESET Instruction, Stack Resets, CM Reset ---0 0000 0000 0000 ---0 0000 0000 0000 ---0 0000 0000 0000 0000 0000 1010 0001 ---0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 ---0 0000 ---- --00 0000 0110 0000 0000 Wake-up via WDT or Interrupt
Register
Applicable Devices
ETXNDH ETXNDL ETXSTH ETXSTL EWRPTH EWRPTL EPKTCNT ERXFCON EPMOH EPMOL EPMCSH EPMCSL EPMM7 EPMM6 EPMM5 EPMM4 EPMM3 EPMM2 EPMM1 EPMM0 EHT7 EHT6 EHT5 EHT4 EHT3 EHT2 EHT1 EHT0 MIRDH MIRDL MIWRH MIWRL MIREGADR MICMD MAMXFLH MAMXFLL Legend: Note 1: 2: 3: 4:
PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X
---0 0000 0000 0000 ---0 0000 0000 0000 ---0 0000 0000 0000 0000 0000 1010 0001 ---0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 ---0 0000 ---- --00 0000 0110 0000 0000
---u uuuu uuuu uuuu ---u uuuu uuuu uuuu ---u uuuu uuuu uuuu uuuu uuuu uuuu uuuu ---u uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu ---u uuuu ---- --uu uuuu uuuu uuuu uuuu
DS39762C-page 64
Preliminary
PIC18F97J60 FAMILY
Power-on Reset, Brown-out Reset MCLR Reset, WDT Reset, RESET Instruction, Stack Resets, CM Reset -000 0000 -000 0000 -000 0000 -000 --00 0000 0000 ---0 0000 0001 0000 0000 0000 ---- -000 ---- 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 Wake-up via WDT or Interrupt
Register
Applicable Devices
MAIPGH MAIPGL MABBIPG MACON4 MACON3 MACON1 EPAUSH EPAUSL EFLOCON MISTAT MAADR2 MAADR1 MAADR4 MAADR3 MAADR6 MAADR5 Legend: Note 1: 2: 3: 4:
PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X
-000 0000 -000 0000 -000 0000 -000 --00 0000 0000 ---0 0000 0001 0000 0000 0000 ---- -000 ---- 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
-uuu uuuu -uuu uuuu -uuu uuuu -uuu --uu uuuu uuuu ---u uuuu 000u uuuu uuuu uuuu ---- -uuu ---- uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu
Preliminary
DS39762C-page 65
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 66
Preliminary
PIC18F97J60 FAMILY
5.0 MEMORY ORGANIZATION
5.1 Program Memory Organization
There are two types of memory in PIC18 Flash microcontroller devices: Program Memory Data RAM As Harvard architecture devices, the data and program memories use separate busses. This allows for concurrent access of the two memory spaces. Additional detailed information on the operation of the Flash program memory is provided in Section 6.0 Flash Program Memory. PIC18 microcontrollers implement a 21-bit program counter which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all 0s (a NOP instruction). The entire PIC18F97J60 family offers three sizes of on-chip Flash program memory, from 64 Kbytes (up to 32,764 single-word instructions) to 128 Kbytes (65,532 single-word instructions). The program memory maps for individual family members are shown in Figure 5-1.
FIGURE 5-1:
MEMORY MAPS FOR PIC18F97J60 FAMILY DEVICES

PC<20:0> 21
CALL, CALLW, RCALL, RETURN, RETFIE, RETLW, ADDULNK, SUBULNK
Stack Level 1 Stack Level 31 PIC18FX6J65 On-Chip Memory PIC18FX7J60 On-Chip Memory 000000h
PIC18FX6J60 On-Chip Memory
Config. Words
00FFFFh
Config. Words
017FFFh
Config. Words
01FFFFh
Unimplemented Read as 0
1FFFFFh Note: Sizes of memory areas are not to scale. Sizes of program memory areas are enhanced to show detail.
Preliminary
DS39762C-page 67
User Memory Space
PIC18F97J60 FAMILY
5.1.1 HARD MEMORY VECTORS 5.1.2 FLASH CONFIGURATION WORDS
All PIC18 devices have a total of three hard-coded return vectors in their program memory space. The Reset vector address is the default value to which the program counter returns on all device Resets; it is located at 0000h. PIC18 devices also have two interrupt vector addresses for the handling of high priority and low priority interrupts. The high priority interrupt vector is located at 0008h and the low priority interrupt vector is at 0018h. Their locations in relation to the program memory map are shown in Figure 5-2. Because the PIC18F97J60 family devices do not have persistent configuration memory, the top four words of on-chip program memory are reserved for configuration information. On Reset, the configuration information is copied into the Configuration registers. The Configuration Words are stored in their program memory location in numerical order, starting with the lower byte of CONFIG1 at the lowest address and ending with the upper byte of CONFIG4. For these devices, only Configuration Words, CONFIG1 through CONFIG3, are used; CONFIG4 is reserved. The actual addresses of the Flash Configuration Words for devices in the PIC18F97J60 family are shown in Table 5-1. Their location in the memory map is shown with the other memory vectors in Figure 5-2. Additional details on the device Configuration Words are provided in Section 24.1 Configuration Bits.
FIGURE 5-2:
HARD VECTOR AND CONFIGURATION WORD LOCATIONS FOR PIC18F97J60 FAMILY DEVICES
0000h 0008h 0018h
Reset Vector High Priority Interrupt Vector Low Priority Interrupt Vector
TABLE 5-1:
FLASH CONFIGURATION WORDS FOR PIC18F97J60 FAMILY DEVICES

Program Memory (Kbytes) 64 Configuration Word Addresses
Device PIC18F66J60 PIC18F86J60 PIC18F96J60 PIC18F66J65 PIC18F86J65 PIC18F96J65

Flash Configuration Words (Top of Memory-7) (Top of Memory)
On-Chip Program Memory
FFF8h to FFFFh
96
17FF8h to 17FFFh 1FFF8h to 1FFFFh
PIC18F67J60 PIC18F87J60 PIC18F97J60 128
Read as 0
1FFFFFh Legend: (Top of Memory) represents upper boundary of on-chip program memory space (see Figure 5-1 for device-specific values). Shaded area represents unimplemented memory. Areas are not shown to scale.
DS39762C-page 68
Preliminary
PIC18F97J60 FAMILY
5.1.3 PIC18F9XJ60/9XJ65 PROGRAM MEMORY MODES
The 100-pin devices in this family can address up to a total of 2 Mbytes of program memory. This is achieved through the external memory bus. There are two distinct operating modes available to the controllers: Microcontroller (MC) Extended Microcontroller (EMC) The program memory mode is determined by setting the EMB Configuration bits (CONFIG3L<5:4>), as shown in Register 5-1. (See also Section 24.1 Configuration Bits for additional details on the device Configuration bits.) The program memory modes operate as follows: The Microcontroller Mode accesses only on-chip Flash memory. Attempts to read above the top of on-chip memory causes a read of all 0s (a NOP instruction). The Microcontroller mode is also the only operating mode available to 64-pin and 80-pin devices. The Extended Microcontroller Mode allows access to both internal and external program memories as a single block. The device can access its entire on-chip program memory. Above this, the device accesses external program memory up to the 2-Mbyte program space limit. Execution automatically switches between the two memories as required. The setting of the EMB Configuration bits also controls the address bus width of the external memory bus. This is covered in more detail in Section 7.0 External Memory Bus. In all modes, the microcontroller has complete access to data RAM. Figure 5-3 compares the memory maps of the different program memory modes. The differences between on-chip and external memory access limitations are more fully explained in Table 5-2.
REGISTER 5-1:
R/WO-1 WAIT(1) bit 7 Legend: R = Readable bit
CONFIG3L: CONFIGURATION REGISTER 3 LOW

R/WO-1 BW(1) R/WO-1 EMB1(1) R/WO-1 EMB0(1) R/WO-1 EASHFT(1) U-0 U-0 U-0 bit 0
WO = Write-Once bit
U = Unimplemented bit, read as 0 1 = Bit is set 0 = Bit is cleared
-n = Value when device is unprogrammed bit 7
WAIT: External Bus Wait Enable bit(1) 1 = Wait states for operations on external memory bus disabled 0 = Wait states for operations on external memory bus enabled and selected by MEMCON<5:4> BW: Data Bus Width Select bit(1) 1 = 16-Bit Data Width mode 0 = 8-Bit Data Width mode EMB1:EMB0: External Memory Bus Configuration bits(1) 11 = Microcontroller mode, external bus disabled 10 = Extended Microcontroller mode,12-Bit Addressing mode 01 = Extended Microcontroller mode,16-Bit Addressing mode 00 = Extended Microcontroller mode, 20-Bit Addressing mode EASHFT: External Address Bus Shift Enable bit(1) 1 = Address shifting enabled; address on external bus is offset to start at 000000h 0 = Address shifting disabled; address on external bus reflects the PC value Unimplemented: Read as 0 Implemented on 100-pin devices only.
bit 6
bit 5-4
bit 3
bit 2-0 Note 1:
Preliminary
DS39762C-page 69
PIC18F97J60 FAMILY
5.1.4 EXTENDED MICROCONTROLLER MODE AND ADDRESS SHIFTING
By default, devices in Extended Microcontroller mode directly present the program counter value on the external address bus for those addresses in the range of the external memory space. In practical terms, this means addresses in the external memory device below the top of on-chip memory are unavailable. To avoid this, the Extended Microcontroller mode implements an address shifting option to enable automatic address translation. In this mode, addresses presented on the external bus are shifted down by the size of the on-chip program memory and are remapped to start at 0000h. This allows the complete use of the external memory devices memory space.
FIGURE 5-3:
MEMORY MAPS FOR PIC18F97J60 FAMILY PROGRAM MEMORY MODES

Extended Microcontroller Mode(2) Extended Microcontroller Mode with Address Shifting(2) External Memory Space 000000h No Access On-Chip Program Memory (Top of Memory) (Top of Memory) + 1 External Memory Mapped to External Memory Space On-Chip Program Memory (Top of Memory) (Top of Memory) + 1 On-Chip Memory Space 000000h
Microcontroller Mode(1)
On-Chip Memory Space 000000h On-Chip Program Memory (Top of Memory) (Top of Memory) + 1
External Memory Space
On-Chip Memory Space
Reads 0s
External Memory
Mapped to External Memory Space 1FFFFFh
1FFFFFh (Top of Memory)
1FFFFFh
1FFFFFh
Legend: Note 1: 2:
(Top of Memory) represents upper boundary of on-chip program memory space (see Figure 5-1 for device-specific values). Shaded areas represent unimplemented or inaccessible areas depending on the mode. This mode is the only available mode on 64-pin and 80-pin devices and the default on 100-pin devices. These modes are only available on 100-pin devices.
TABLE 5-2:
MEMORY ACCESS FOR PIC18F9XJ60/9XJ65 PROGRAM MEMORY MODES

Internal Program Memory External Program Memory Execution From No Access Yes Table Read From No Access Yes Table Write To No Access Yes Execution From Yes Yes Table Read From Yes Yes Table Write To Yes Yes
Operating Mode Microcontroller Extended Microcontroller
DS39762C-page 70
Preliminary
PIC18F97J60 FAMILY
5.1.5 PROGRAM COUNTER
The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register. The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes to the PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 5.1.8.1 Computed GOTO). The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of 0. The PC increments by 2 to address sequential instructions in the program memory. The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter. The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special Function Registers. Data can also be pushed to, or popped from the stack, using these registers. A CALL type instruction causes a push onto the stack. The Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack. The contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented. The Stack Pointer is initialized to 00000 after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of 00000; this is only a Reset value. Status bits indicate if the stack is full, has overflowed or has underflowed.
5.1.6.1
Top-of-Stack Access
5.1.6
RETURN ADDRESS STACK
The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed, or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction (and on ADDULNK and SUBULNK instructions if the extended instruction set is enabled). PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.
Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, holds the contents of the stack location pointed to by the STKPTR register (Figure 5-4). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt (and ADDULNK and SUBULNK instructions if the extended instruction set is enabled), the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return. The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.
FIGURE 5-4:
RETURN ADDRESS STACK AND ASSOCIATED REGISTERS

Return Address Stack <20:0> Top-of-Stack Registers TOSU 00h TOSH 1Ah TOSL 34h 11111 11110 11101 Stack Pointer STKPTR<4:0> 00010
Top-of-Stack
001A34h 000D58h
00011 00010 00001 00000
Preliminary
DS39762C-page 71
PIC18F97J60 FAMILY
5.1.6.2 Return Stack Pointer (STKPTR)
The STKPTR register (Register 5-2) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bit. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance. After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR. The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to Section 24.1 Configuration Bits for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero. If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and the STKPTR will remain at 31. When the stack has been popped enough times to unload the stack, the next pop returns a value of zero to the PC, and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs. Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected.
5.1.6.3
PUSH and POP Instructions
Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack. The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack. The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.
REGISTER 5-2:
R/C-0 STKFUL(1) bit 7 Legend: R = Readable bit -n = Value at POR bit 7
STKPTR: STACK POINTER REGISTER

R/C-0 U-0 R/W-0 SP4 R/W-0 SP3 R/W-0 SP2 R/W-0 SP1 R/W-0 SP0 bit 0 C = Clearable bit W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
STKUNF(1)
STKFUL: Stack Full Flag bit(1) 1 = Stack became full or overflowed 0 = Stack has not become full or overflowed STKUNF: Stack Underflow Flag bit(1) 1 = Stack underflow occurred 0 = Stack underflow did not occur Unimplemented: Read as 0 SP4:SP0: Stack Pointer Location bits Bit 7 and bit 6 are cleared by user software or by a POR.
bit 6
bit 5 bit 4-0 Note 1:
DS39762C-page 72
Preliminary
PIC18F97J60 FAMILY
5.1.6.4 Stack Full and Underflow Resets 5.1.8
Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 1L. When STVREN is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. The STKFUL or STKUNF bit is cleared by user software or a Power-on Reset.
LOOK-UP TABLES IN PROGRAM MEMORY
There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways: Computed GOTO Table Reads
5.1.8.1
Computed GOTO
5.1.7
FAST REGISTER STACK
A Fast Register Stack is provided for the STATUS, WREG and BSR registers to provide a fast return option for interrupts. This stack is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the Stack registers. The values in the registers are then loaded back into the working registers if the RETFIE, FAST instruction is used to return from the interrupt. If both low and high priority interrupts are enabled, the Stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the Stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low priority interrupt. If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack. Example 5-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.
A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2. A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions, that returns the value nn to the calling function. The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0). In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.
EXAMPLE 5-2:
MOVF CALL nn00h ADDWF RETLW RETLW RETLW . . .
COMPUTED GOTO USING AN OFFSET VALUE

OFFSET, W TABLE PCL nnh nnh nnh
ORG TABLE
5.1.8.2
Table Reads
EXAMPLE 5-1:
CALL SUB1, FAST SUB1 RETURN FAST
FAST REGISTER STACK CODE EXAMPLE

;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
A better method of storing data in program memory allows two bytes of data to be stored in each instruction location. Look-up table data may be stored two bytes per program word while programming. The Table Pointer (TBLPTR) specifies the byte address and the Table Latch (TABLAT) contains the data that is read from the program memory. Data is transferred from program memory one byte at a time. Table read operation is discussed further Section 6.1 Table Reads and Table Writes. in
;RESTORE VALUES SAVED ;IN FAST REGISTER STACK
Preliminary
DS39762C-page 73
PIC18F97J60 FAMILY
5.2
5.2.1
PIC18 Instruction Cycle

CLOCKING SCHEME
5.2.2
INSTRUCTION FLOW/PIPELINING
The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1. The instruction is fetched from the program memory and latched into the Instruction Register (IR) during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-5.
An Instruction Cycle consists of four Q cycles, Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3). A fetch cycle begins with the Program Counter (PC) incrementing in Q1. In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).
FIGURE 5-5:
CLOCK/INSTRUCTION CYCLE
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
OSC1 Q1 Q2 Q3 Q4 PC OSC2/CLKO (RC mode)

Execute INST (PC 2) Fetch INST (PC) Execute INST (PC) Fetch INST (PC + 2) PC PC + 2 PC + 4 Internal Phase Clock
Execute INST (PC + 2) Fetch INST (PC + 4)
EXAMPLE 5-3:
INSTRUCTION PIPELINE FLOW

TCY0 TCY1 Execute 1 Fetch 2 Execute 2 Fetch 3 Execute 3 Fetch 4 Flush (NOP) Fetch SUB_1 Execute SUB_1 TCY2 TCY3 TCY4 TCY5
1. MOVLW 55h 2. MOVWF PORTB 3. BRA 4. BSF SUB_1
Fetch 1
PORTA, BIT3 (Forced NOP)
5. Instruction @ address SUB_1
All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is flushed from the pipeline while the new instruction is being fetched and then executed.
DS39762C-page 74
Preliminary
PIC18F97J60 FAMILY
5.2.3 INSTRUCTIONS IN PROGRAM MEMORY
The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read 0 (see Section 5.1.5 Program Counter). Figure 5-6 shows an example of how instruction words are stored in the program memory. The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1> which accesses the desired byte address in program memory. Instruction #2 in Figure 5-6 shows how the instruction, GOTO 0006h, is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 25.0 Instruction Set Summary provides further details of the instruction set.
FIGURE 5-6:
INSTRUCTIONS IN PROGRAM MEMORY

Program Memory Byte Locations LSB = 1 LSB = 0 Word Address 000000h 000002h 000004h 000006h 000008h 00000Ah 00000Ch 00000Eh 000010h 000012h 000014h
Instruction 1: Instruction 2: Instruction 3:
MOVLW GOTO MOVFF
055h 0006h 123h, 456h
0Fh EFh F0h C1h F4h
55h 03h 00h 23h 56h
5.2.4
TWO-WORD INSTRUCTIONS
The standard PIC18 instruction set has four, two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has 1111 as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address. The use of 1111 in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence immediately after the first word the data in the second word is accessed
and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works. Note: See Section 5.5 Program Memory and the Extended Instruction Set for information on two-word instructions in the extended instruction set.
EXAMPLE 5-4:
CASE 1: Object Code
TWO-WORD INSTRUCTIONS
Source Code TSTFSZ MOVFF ADDWF Source Code TSTFSZ MOVFF ADDWF REG1 REG1, REG2 REG3 ; is RAM location 0? ; Yes, execute this word ; 2nd word of instruction ; continue code REG1 REG1, REG2 REG3 ; is RAM location 0? ; No, skip this word ; Execute this word as a NOP ; continue code
0110 0110 0000 0000 1100 0001 0010 0011 1111 0100 0101 0110 0010 0100 0000 0000 CASE 2: Object Code 0110 0110 0000 0000 1100 0001 0010 0011 1111 0100 0101 0110 0010 0100 0000 0000
Preliminary
DS39762C-page 75
PIC18F97J60 FAMILY
5.3
Note:
Data Memory Organization

The operation of some aspects of data memory are changed when the PIC18 extended instruction set is enabled. See Section 5.6 Data Memory and the Extended Instruction Set for more information.
5.3.1
BANK SELECT REGISTER
The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of addressable memory. The memory space is divided into 16 banks that contain 256 bytes each. All of the PIC18F97J60 family devices implement all available banks and provide 3808 bytes of data memory available to the user. Figure 5-7 shows the data memory organization for the devices. The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the users application. Any read of an unimplemented location will read as 0s. The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this section. To ensure that commonly used registers (most SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to the majority of SFRs and the lower portion of GPR Bank 0 without using the BSR. Section 5.3.2 Access Bank provides a detailed description of the Access RAM.
Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer. Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a locations address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR3:BSR0). The upper four bits are unused; they will always read 0 and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction. The value of the BSR indicates the bank in data memory. The 8 bits in the instruction show the location in the bank and can be thought of as an offset from the banks lower boundary. The relationship between the BSRs value and the bank division in data memory is shown in Figure 5-8. Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h, while the BSR is 0Fh, will end up resetting the program counter. While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return 0s. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 5-7 indicates which banks are implemented. In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.
DS39762C-page 76
Preliminary
PIC18F97J60 FAMILY
FIGURE 5-7: DATA MEMORY MAP FOR PIC18F97J60 FAMILY DEVICES
When a = 0:
BSR<3:0> 00h = 0000 Bank 0 FFh 00h Bank 1 FFh 00h Bank 2 FFh 00h Bank 3 FFh 00h Bank 4 FFh 00h Bank 5 FFh 00h Bank 6 FFh 00h Bank 7 FFh 00h Bank 8 FFh 00h Bank 9 FFh 00h Bank 10 FFh 00h Bank 11
Data Memory Map Access RAM GPR GPR 1FFh 200h GPR 2FFh 300h GPR 3FFh 400h GPR 4FFh 500h GPR 5FFh 600h GPR 6FFh 700h GPR 7FFh 800h GPR 8FFh 900h 9FFh A00h AFFh B00h BFFh C00h CFFh D00h DFFh E00h E7Fh E80h EFFh F00h F5Fh F60h FFFh 000h 05Fh 060h 0FFh 100h
The BSR is ignored and the Access Bank is used. The first 96 bytes are general purpose RAM (from Bank 0). The remaining 160 bytes are Special Function Registers (from Bank 15). When a = 1: The BSR specifies the bank used by the instruction.
= 0001
= 0010
= 0011
= 0100
= 0101
= 0110
Access Bank 5Fh Access RAM High 60h (SFRs) FFh Access RAM Low 00h
= 0111
= 1000
= 1001
GPR
= 1010
GPR
= 1011
GPR FFh 00h FFh 00h
= 1100
Bank 12
GPR
= 1101
Bank 13 FFh 00h Bank 14 FFh 00h Bank 15 FFh
GPR GPR Ethernet SFR
= 1110 = 1111
GPR
SFR
Preliminary
DS39762C-page 77
PIC18F97J60 FAMILY
FIGURE 5-8:
7 0 0 0
USE OF THE BANK SELECT REGISTER (DIRECT ADDRESSING)

BSR(1) 0 0 0 1 0 0 000h 100h Bank 1 200h 300h Bank 2
Data Memory
Bank 0 00h FFh 00h FFh 00h FFh 00h
7 1 1 1 1
From Opcode(2) 1 1 1 1 1 1 1 1
0 1
Bank Select(2)
Bank 3 through Bank 13
E00h Bank 14 F00h FFFh Note 1: 2: Bank 15
FFh 00h FFh 00h FFh
The Access RAM bit of the instruction can be used to force an override of the selected bank (BSR<3:0>) to the registers of the Access Bank. The MOVFF instruction embeds the entire 12-bit address in the instruction.
5.3.2
ACCESS BANK
While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient. To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Bank 15. The lower block is known as the Access RAM and is composed of GPRs. The upper block is where the devices SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-7). The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the a parameter in the instruction). When a is equal to 1, the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When a is 0, however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.
Using this forced addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables. The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 5.6.3 Mapping the Access Bank in Indexed Literal Offset Mode.
5.3.3
GENERAL PURPOSE REGISTER FILE
PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.
DS39762C-page 78
Preliminary
PIC18F97J60 FAMILY
5.3.4 SPECIAL FUNCTION REGISTERS
The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. The main group of SFRs start at the top of data memory (FFFh) and extend downward to occupy more than the top half of Bank 15 (F60h to FFFh). These SFRs can be classified into two sets: those associated with the core device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALUs STATUS register is described later in this section. Registers related to the operation of the peripheral features are described in the chapter for that peripheral. The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as 0s. A list of SFRs is given in Table 5-3; a full description is provided in Table 5-5.
TABLE 5-3:
Address FFFh FFEh FFDh FFCh FFBh FFAh FF9h FF8h FF7h FF6h FF5h FF4h FF3h FF2h FF1h FF0h FEFh
SPECIAL FUNCTION REGISTER MAP FOR PIC18F97J60 FAMILY DEVICES

Name TOSU TOSH TOSL Address FDFh Name INDF2(1) Address FBFh FBEh FBDh FBCh FBBh FBAh FB9h FB8h FB7h FB6h FB5h FB4h FB3h FB2h FB1h FB0h FAFh FAEh FADh FACh FABh FAAh FA9h FA8h FA7h FA6h FA5h FA4h FA3h FA2h FA1h FA0h Name CCPR1H CCPR1L CCP1CON CCPR2H CCPR2L CCP2CON CCPR3H CCPR3L CCP3CON ECCP1AS CVRCON CMCON TMR3H TMR3L T3CON PSPCON SPBRG1 RCREG1 TXREG1 TXSTA1 RCSTA1 (2) (2) (2) EECON2(1) EECON1 IPR3 PIR3 PIE3 IPR2 PIR2 PIE2 Address F9Fh F9Eh F9Dh F9Ch F9Bh F9Ah F99h F98h F97h F96h F95h F94h F93h F92h F91h F90h F8Fh F8Eh F8Dh F8Ch F8Bh F8Ah F89h F88h F87h F86h F85h F84h F83h F82h F81h F80h Name IPR1 PIR1 PIE1 MEMCON(4) OSCTUNE TRISJ
(3)
Address F7Fh F7Eh F7Dh F7Ch F7Bh F7Ah F79h F78h F77h F76h F75h F74h F73h F72h F71h F70h F6Fh F6Eh F6Dh F6Ch F6Bh F6Ah F69h F68h F67h F66h F65h F64h F63h F62h F61h F60h
Name SPBRGH1 BAUDCON1 SPBRGH2 BAUDCON2 ERDPTH ERDPTL ECCP1DEL TMR4 PR4 T4CON CCPR4H CCPR4L CCP4CON CCPR5H CCPR5L CCP5CON SPBRG2 RCREG2 TXREG2 TXSTA2 RCSTA2 ECCP3AS ECCP3DEL ECCP2AS ECCP2DEL SSP2BUF SSP2ADD SSP2STAT SSP2CON1 SSP2CON2 EDATA EIR
FDEh POSTINC2(1) FDDh POSTDEC2(1) FDCh FDBh FDAh FD9h FD8h FD7h FD6h FD5h FD4h FD3h FD2h FD1h FD0h FCFh
(1)
STKPTR PCLATU PCLATH PCL TBLPTRU TBLPTRH TBLPTRL TABLAT PRODH PRODL INTCON INTCON2 INTCON3 INDF0(1)
PREINC2(1) PLUSW2(1) FSR2H FSR2L STATUS TMR0H TMR0L T0CON (2) OSCCON ECON1 WDTCON RCON TMR1H TMR1L T1CON TMR2 PR2 T2CON SSP1BUF SSP1ADD SSP1STAT SSP1CON1 SSP1CON2 ADRESH ADRESL ADCON0 ADCON1 ADCON2
TRISH(3) TRISG TRISF TRISE TRISD TRISC TRISB TRISA LATJ(3) LATH(3) LATG LATF LATE LATD LATC LATB LATA PORTJ(3) PORTH(3) PORTG PORTF PORTE PORTD PORTC PORTB PORTA
FEEh POSTINC0 FECh FEBh FEAh FE9h FE8h FE7h FE6h FE4h FE3h FE2h FE1h FE0h Note 1: 2: 3: 4:
FCEh FCDh FCCh FCBh FCAh FC9h FC8h FC7h FC6h FC5h FC4h FC3h FC2h FC1h FC0h
FEDh POSTDEC0(1) PREINC0(1) PLUSW0(1) FSR0H FSR0L WREG INDF1(1) POSTINC1(1) PREINC1(1) PLUSW1(1) FSR1H FSR1L BSR
FE5h POSTDEC1(1)
This is not a physical register. Unimplemented registers are read as 0. This register is not available on 64-pin devices. This register is not available on 64 and 80-pin devices.
Preliminary
DS39762C-page 79
PIC18F97J60 FAMILY
5.3.5 ETHERNET SFRs
Note: In addition to the standard SFR set in Bank 15, members of the PIC18F97J60 family have a second set of SFRs. This group, associated exclusively with the Ethernet module, occupies the top half of Bank 14 (E80h to EFFh). To improve performance, frequently accessed Ethernet registers are located in the standard SFR bank (F60h through FFFh).
A complete list of Ethernet SFRs is given in Table 5-4. All SFRs are fully described in Table 5-5
TABLE 5-4:
Address EFFh EFEh EFDh EFCh EFBh EFAh EF9h EF8h EF7h EF6h EF5h EF4h EF3h EF2h EF1h EF0h EEFh EEEh EEDh EECh EEBh EEAh EE9h EE8h EE7h EE6h EE5h EE4h EE3h EE2h EE1h EE0h Note 1: 2:
ETHERNET SFR MAP FOR PIC18F97J60 FAMILY DEVICES

Name
(1)
Address EDFh EDEh EDDh EDCh EDBh EDAh ED9h ED8h ED7h ED6h ED5h ED4h ED3h ED2h ED1h ED0h ECFh ECEh ECDh ECCh ECBh ECAh EC9h EC8h EC7h EC6h EC5h EC4h EC3h EC2h EC1h EC0h
Name
(1) (1)
Address EBFh EBEh EBDh EBCh EBBh EBAh EB9h EB8h EB7h EB6h EB5h EB4h EB3h EB2h EB1h EB0h EAFh EAEh EADh EACh EABh EAAh EA9h EA8h EA7h EA6h EA5h EA4h EA3h EA2h EA1h EA0h
Name
(1) (1)
Address E9Fh E9Eh E9Dh E9Ch E9Bh E9Ah E99h E98h E97h E96h E95h E94h E93h E92h E91h E90h E8Fh E8Eh E8Dh E8Ch E8Bh E8Ah E89h E88h E87h E86h E85h E84h E83h E82h E81h E80h
Name (1) (1) (1) (1) (1) (1) EPAUSH EPAUSL EFLOCON (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) MISTAT (1) (1) (1) (1) MAADR2 MAADR1 MAADR4 MAADR3 MAADR6 MAADR5
ECON2 ESTAT (1) EIE (1)

(2)
(1) (1)
(1)
(1) (1)
(1)
(1) EPKTCNT ERXFCON (1) (1) EPMOH EPMOL

(2)
(1) MIRDH MIRDL MIWRH MIWRL

(1)
(2) EDMACSH EDMACSL EDMADSTH EDMADSTL EDMANDH EDMANDL EDMASTH EDMASTL ERXWRPTH ERXWRPTL ERXRDPTH ERXRDPTL ERXNDH ERXNDL ERXSTH ERXSTL ETXNDH ETXNDL ETXSTH ETXSTL EWRPTH EWRPTL (1) (1)
MIREGADR
(2)
(2) EPMCSH EPMCSL EPMM7 EPMM6 EPMM5 EPMM4 EPMM3 EPMM2 EPMM1 EPMM0 EHT7 EHT6 EHT5 EHT4 EHT3 EHT2 EHT1 EHT0
MICMD
(1)
(1) (2)
(1) (1)
(1) MAMXFLH MAMXFLL (1) (1) MAIPGH MAIPGL

(2)
MABBIPG MACON4 MACON3 (1) MACON1
Reserved register location; do not modify. Unimplemented registers are read as 0.
DS39762C-page 80
Preliminary
PIC18F97J60 FAMILY
TABLE 5-5:
File Name TOSU TOSH TOSL STKPTR PCLATU PCLATH PCL TBLPTRU TBLPTRH TBLPTRL TABLAT PRODH PRODL INTCON INTCON2 INTCON3 INDF0 POSTINC0 POSTDEC0 PREINC0 PLUSW0 FSR0H FSR0L WREG INDF1 POSTINC1 POSTDEC1 PREINC1 PLUSW1 FSR1H FSR1L BSR INDF2 POSTINC2 POSTDEC2 PREINC2 PLUSW2 FSR2H FSR2L
REGISTER FILE SUMMARY (PIC18F97J60 FAMILY)

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Values on Details on POR, BOR Page: ---0 0000 0000 0000 0000 0000 SP4 SP3 SP2 SP1 SP0 00-0 0000 ---0 0000 0000 0000 0000 0000 bit 21 Program Memory Table Pointer Upper Byte (TBLPTR<20:16>) --00 0000 0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx TMR0IE INTEDG1 INT3IE INT0IE INTEDG2 INT2IE RBIE INTEDG3 INT1IE TMR0IF TMR0IP INT3IF INT0IF INT3IP INT2IF RBIF RBIP INT1IF 0000 000x 1111 1111 1100 0000 N/A N/A N/A N/A N/A ---- xxxx xxxx xxxx xxxx xxxx N/A N/A N/A N/A N/A ---- xxxx xxxx xxxx Bank Select Register ---- 0000 N/A N/A N/A N/A N/A ---- xxxx xxxx xxxx 59, 71 59, 71 59, 71 59, 72 59, 71 59, 71 59, 71 59, 98 59, 98 59, 98 59, 98 59, 117 59, 117 59, 121 59, 122 59, 123 59, 89 59, 90 59, 90 59, 90 59, 90 59, 89 59, 90 59 59, 89 59, 90 59, 90 59, 90 59, 90 59, 89 59, 89 59, 89 59, 89 59, 90 59, 90 59, 90 59, 90 59, 89 59, 89
Top-of-Stack Register Upper Byte (TOS<20:16>)
Top-of-Stack Register High Byte (TOS<15:8>) Top-of-Stack Register Low Byte (TOS<7:0>) STKFUL(1) STKUNF(1) bit 21(2) Holding Register for PC<20:16>
Holding Register for PC<15:8> PC Low Byte (PC<7:0>) Program Memory Table Pointer High Byte (TBLPTR<15:8>) Program Memory Table Pointer Low Byte (TBLPTR<7:0>) Program Memory Table Latch Product Register High Byte Product Register Low Byte GIE/GIEH RBPU INT2IP PEIE/GIEL INTEDG0 INT1IP
Uses contents of FSR0 to address data memory value of FSR0 not changed (not a physical register) Uses contents of FSR0 to address data memory value of FSR0 post-incremented (not a physical register) Uses contents of FSR0 to address data memory value of FSR0 post-decremented (not a physical register) Uses contents of FSR0 to address data memory value of FSR0 pre-incremented (not a physical register) Uses contents of FSR0 to address data memory value of FSR0 pre-incremented (not a physical register) value of FSR0 offset by W Working Register Uses contents of FSR1 to address data memory value of FSR1 not changed (not a physical register) Uses contents of FSR1 to address data memory value of FSR1 post-incremented (not a physical register) Uses contents of FSR1 to address data memory value of FSR1 post-decremented (not a physical register) Uses contents of FSR1 to address data memory value of FSR1 pre-incremented (not a physical register) Uses contents of FSR1 to address data memory value of FSR1 pre-incremented (not a physical register) value of FSR1 offset by W Indirect Data Memory Address Pointer 1 High Byte Indirect Data Memory Address Pointer 1 Low Byte Uses contents of FSR2 to address data memory value of FSR2 not changed (not a physical register) Uses contents of FSR2 to address data memory value of FSR2 post-incremented (not a physical register) Uses contents of FSR2 to address data memory value of FSR2 post-decremented (not a physical register) Uses contents of FSR2 to address data memory value of FSR2 pre-incremented (not a physical register) Uses contents of FSR2 to address data memory value of FSR2 pre-incremented (not a physical register) value of FSR2 offset by W Indirect Data Memory Address Pointer 2 High Byte Indirect Data Memory Address Pointer 2 Low Byte Indirect Data Memory Address Pointer 0 High Byte Indirect Data Memory Address Pointer 0 Low Byte
Legend: x = unknown, u = unchanged, - = unimplemented, read as 0, q = value depends on condition, r = reserved bit, do not modify. Shaded cells are unimplemented, read as 0. Note 1: Bit 7 and bit 6 are cleared by user software or by a POR. 2: Bit 21 of the PC is only available in Serial Programming modes. 3: Reset value is 0 when Two-Speed Start-up is enabled and 1 if disabled. 4: Alternate names and definitions for these bits when the MSSP module is operating in I2C Slave mode. 5: These bits and/or registers are only available in 100-pin devices; otherwise, they are unimplemented and read as 0. Reset values shown apply only to 100-pin devices. 6: These bits and/or registers are only available in 80-pin and 100-pin devices; in 64-pin devices, they are unimplemented and read as 0. Reset values are shown for 100-pin devices. 7: In Microcontroller mode, the bits in this register are unwritable and read as 0. 8: PLLEN is only available when either ECPLL or HSPLL Oscillator mode is selected; otherwise, read as 0. 9: Implemented in 100-pin devices in Microcontroller mode only.
Preliminary
DS39762C-page 81
PIC18F97J60 FAMILY
TABLE 5-5:
File Name STATUS TMR0H TMR0L T0CON OSCCON ECON1 WDTCON RCON TMR1H TMR1L T1CON TMR2 PR2 T2CON SSP1BUF SSP1ADD SSP1STAT SSP1CON1 SSP1CON2 ADRESH ADRESL ADCON0 ADCON1 ADCON2 CCPR1H CCPR1L CCP1CON CCPR2H CCPR2L CCP2CON CCPR3H CCPR3L CCP3CON ECCP1AS CVRCON CMCON TMR3H TMR3L
REGISTER FILE SUMMARY (PIC18F97J60 FAMILY) (CONTINUED)

Bit 7 Bit 6 Bit 5 Bit 4 N Bit 3 OV Bit 2 Z Bit 1 DC Bit 0 C Values on Details on POR, BOR Page: ---x xxxx 0000 0000 xxxx xxxx T0CS DMAST CM T0SE CSUMEN RI PSA OSTS(3) TXRTS TO T0PS2 RXEN PD T0PS1 SCS1 POR T0PS0 SCS0 SWDTEN BOR 1111 1111 0--- q-00 0000 00---- ---0 xxxx xxxx xxxx xxxx T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 0000 0000 0000 0000 1111 1111 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CKPS0 -000 0000 xxxx xxxx 0000 0000 BF SSPM0 SEN SEN xxxx xxxx xxxx xxxx CHS3 VCFG1 ACQT2 CHS2 VCFG0 ACQT1 CHS1 PCFG3 ACQT0 CHS0 PCFG2 ADCS2 GO/DONE PCFG1 ADCS1 ADON PCFG0 ADCS0 0-00 0000 --00 0000 0-00 0000 xxxx xxxx xxxx xxxx CCP1M3 CCP1M2 CCP1M1 CCP1M0 0000 0000 xxxx xxxx xxxx xxxx CCP2M3 CCP2M2 CCP2M1 CCP2M0 0000 0000 xxxx xxxx xxxx xxxx CCP3M3 PSS1AC1 CVR3 CIS CCP3M2 PSS1AC0 CVR2 CM2 CCP3M1 PSS1BD1 CVR1 CM1 CCP3M0 PSS1BD0 CVR0 CM0 0000 0000 0000 0000 0000 0000 0000 0111 xxxx xxxx xxxx xxxx 60, 333 60, 333 60, 325 60, 326 60, 327 60, 185 60, 185 60, 189 60, 185 60, 185 60, 189 60, 185 60, 185 60, 189 60, 201 60, 341 60, 335 60, 175 60, 175 0000 0000 0000 0000 0000 0000 P CKP ACKEN ADMSK4(4) S SSPM3 RCEN ADMSK3(4) R/W SSPM2 PEN ADMSK2(4) UA SSPM1 RSEN ADMSK1(4) 60, 87 60, 163 60, 163 60, 163 60, 43 60, 213 60, 353 60, 167 60, 167 60, 167 60, 173 60, 173 60, 173 60, 265 60, 265 60, 256, 266 60, 257, 267 60, 268
Timer0 Register High Byte Timer0 Register Low Byte TMR0ON IDLEN TXRST IPEN T08BIT RXRST
0-q1 1100 60, 54, 133
Timer1 Register High Byte Timer1 Register Low Byte RD16 T1RUN Timer2 Register Timer2 Period Register T2OUTPS3 MSSP1 Receive Buffer/Transmit Register MSSP1 Address Register (I2C Slave mode), MSSP1 Baud Rate Reload Register (I2C Master mode) SMP WCOL GCEN GCEN CKE SSPOV ACKSTAT ACKSTAT D/A SSPEN ACKDT ADMSK5(4)
A/D Result Register High Byte A/D Result Register Low Byte ADCAL ADFM
Capture/Compare/PWM Register 1 High Byte Capture/Compare/PWM Register 1 Low Byte P1M1 P1M0 DC1B1 DC1B0 Capture/Compare/PWM Register 2 High Byte Capture/Compare/PWM Register 2 Low Byte P2M1 P2M0 DC2B1 DC2B0 Capture/Compare/PWM Register 3 High Byte Capture/Compare/PWM Register 3 Low Byte P3M1 CVREN C2OUT P3M0 CVROE C1OUT DC3B1 ECCP1AS1 CVRR C2INV DC3B0 ECCP1AS0 CVRSS C1INV ECCP1ASE ECCP1AS2
Timer3 Register High Byte Timer3 Register Low Byte
DS39762C-page 82
Preliminary
PIC18F97J60 FAMILY
TABLE 5-5:
File Name T3CON PSPCON(5) SPBRG1 RCREG1 TXREG1 TXSTA1 RCSTA1 EECON2 EECON1 IPR3 PIR3 PIE3 IPR2 PIR2 PIE2 IPR1 PIR1 PIE1 MEMCON(5,7) OSCTUNE TRISJ(6) TRISH(6) TRISG TRISF TRISE TRISD TRISC TRISB TRISA LATJ(6) LATH(6) LATG LATF LATE LATD LATC LATB LATA PORTJ(6) PORTH(6) PORTG

Bit 7 RD16 IBF Bit 6 T3CCP2 OBF Bit 5 T3CKPS1 IBOV Bit 4 T3CKPS0 PSPMODE Bit 3 T3CCP1 Bit 2 T3SYNC Bit 1 TMR3CS Bit 0 TMR3ON Values on Details on POR, BOR Page: 0000 0000 0000 ---0000 0000 0000 0000 xxxx xxxx TXEN SREN RC2IP(6) RC2IF(6) RC2IE
(6)
61, 175 61, 160 61, 306 61, 313 61, 315 61, 306 61, 306 61, 96 61, 97 61, 132 61, 126 61, 129 61, 131 61, 125 61, 128 61, 130 61, 124 61, 127 61, 106 61, 41 61, 158 61, 156 61, 154 61, 151 61, 149 61, 146 61, 143 61, 140 61, 137 61, 158 61, 156 62, 154 62, 151 62, 149 62, 146 62, 143 62, 140 62, 137 62, 158 62, 156 62, 154
EUSART1 Baud Rate Generator Register Low Byte EUSART1 Receive Register EUSART1 Transmit Register CSRC SPEN SSP2IP(5) SSP2IF(5) SSP2IE(5) OSCFIP OSCFIF OSCFIE PSPIP(9) PSPIF(9) PSPIE(9) EBDIS PPST1 TRISJ7(5) TRISH7(6) TRISG7(5) TRISF7 TRISE7(6) TRISD7(5) TRISC7 TRISB7 LATJ7(5) LATH7(6) LATG7(5) LATF7 LATE7(6) LATD7(5) LATC7 LATB7 RDPU RJ7(5) RH7(6) RG7(5) TX9 RX9 BCL2IP(5) BCL2IF(5) BCL2IE CMIP CMIF CMIE ADIP ADIF ADIE PLLEN(8) TRISJ6(5) TRISH6(6) TRISG6(5) TRISF6 TRISE6(6) TRISD6(5) TRISC6 TRISB6 LATJ6(5) LATH6(6) LATG6(5) LATF6 LATE6(6) LATD6(5) LATC6 LATB6 REPU RJ6(5) RH6(6) RG6(5)
(5)
SYNC CREN FREE TX2IP(6) TX2IF(6) TX2IE(6) r r r TX1IP TX1IF TX1IE WAIT0 PPRE TRISJ4(6) TRISH4(6) TRISG4 TRISF4 TRISE4 TRISD4(5) TRISC4 TRISB4 TRISA4 LATJ4(6) LATH4(6) LATG4 LATF4 LATE4 LATD4(5) LATC4 LATB4 LATA4 RJ4(6) RH4(6) RG4
SENDB ADDEN WRERR TMR4IP TMR4IF TMR4IE BCL1IP BCL1IF BCL1IE SSP1IP SSP1IF SSP1IE TRISJ3(5) TRISH3(6) TRISG3(6) TRISF3 TRISE3 TRISD3(5) TRISC3 TRISB3 TRISA3 LATJ3(5) LATH3(6) LATG3(6) LATF3 LATE3 LATD3(5) LATC3 LATB3 LATA3 RJ3(5) RH3(6) RG3(6)
BRGH FERR WREN CCP5IP CCP5IF CCP5IE CCP1IP CCP1IF CCP1IE TRISJ2(5) TRISH2(6) TRISG2(6) TRISF2 TRISE2 TRISD2 TRISC2 TRISB2 TRISA2 LATJ2(5) LATH2(6) LATG2(6) LATF2 LATE2 LATD2 LATC2 LATB2 LATA2 RJ2(5) RH2(6) RG2(6)
TRMT OERR WR CCP4IP CCP4IF CCP4IE TMR3IP TMR3IF TMR3IE TMR2IP TMR2IF TMR2IE WM1 TRISJ1(5) TRISH1(6) TRISG1(6) TRISF1 TRISE1 TRISD1 TRISC1 TRISB1 TRISA1 LATJ1(5) LATH1(6) LATG1(6) LATF1 LATE1 LATD1 LATC1 LATB1 LATA1 RJ1(5) RH1(6) RG1(6)
TX9D RX9D CCP3IP CCP3IF CCP3IE CCP2IP CCP2IF CCP2IE TMR1IP TMR1IF TMR1IE WM0 TRISJ0(5) TRISH0(6) TRISG0(6) TRISF0(5) TRISE0 TRISD0 TRISC0 TRISB0 TRISA0 LATJ0(5) LATH0(6) LATG0(6) LATF0(5) LATE0 LATD0 LATC0 LATB0 LATA0 RJ0(5) RH0(6) RG0(6)
0000 0010 0000 000x ---- ------0 x001111 1111 0000 0000 0000 0000 1111 1-11 0000 0-00 0000 0-00 1111 1111 0000 0000 0000 0000 0-00 --00 0000 ---1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 --11 1111 xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx 00xx xxxx xxxx xxxx 0000 xxxx 111x xxxx
Program Memory Control Register (not a physical register)
ETHIP ETHIF ETHIE RC1IP RC1IF RC1IE WAIT1 PPST0 TRISJ5(6) TRISH5(6) TRISG5(5) TRISF5 TRISE5 TRISD5(5) TRISC5 TRISB5 TRISA5 LATJ5(6) LATH5(6) LATG5(5) LATF5 LATE5 LATD5(5) LATC5 LATB5 LATA5 RJ5(6) RH5(6) RG5(5)
Preliminary
DS39762C-page 83
PIC18F97J60 FAMILY
TABLE 5-5:
File Name PORTF PORTE PORTD PORTC PORTB PORTA SPBRGH1 BAUDCON1 SPBRGH2 BAUDCON2 ERDPTH ERDPTL ECCP1DEL TMR4 PR4 T4CON CCPR4H CCPR4L CCP4CON CCPR5H CCPR5L CCP5CON SPBRG2 RCREG2 TXREG2 TXSTA2 RCSTA2 ECCP3AS ECCP3DEL ECCP2AS ECCP2DEL SSP2BUF SSP2ADD SSP2STAT SSP2CON1 SSP2CON2 EDATA EIR ECON2

Bit 7 RF7 RE7(6) RD7(5) RC7 RB7 RJPU(6) Bit 6 RF6 RE6
(6)
Bit 5 RF5 RE5 RD5(5) RC5 RB5 RA5 RXDTP RXDTP P1DC5
Bit 4 RF4 RE4 RD4(5) RC4 RB4 RA4 TXCKP TXCKP
Bit 3 RF3 RE3 RD3(5) RC3 RB3 RA3 BRG16 BRG16
Bit 2 RF2 RE2 RD2 RC2 RB2 RA2
Bit 1 RF1 RE1 RD1 RC1 RB1 RA1 WUE WUE
Bit 0 RF0(5) RE0 RD0 RC0 RB0 RA0 ABDEN ABDEN
Values on Details on POR, BOR Page: 0000 0000 xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx 0-0x 0000 0000 0000 0100 0-00 0000 0000 0100 0-00 ---0 0101 1111 1010 62, 151 62, 149 62, 146 62, 143 62, 140 62, 137 62, 306 62, 304 62, 306 62, 304 62, 209 62, 209 62, 200 62, 179 62, 179 62, 179 62, 185 62, 185 63, 181 63, 185 63, 185 63, 181 63, 306 63, 313 63, 315 63, 302 63, 303 63, 201 63, 200 63, 201 63, 200 63, 265 63, 265 63, 256 63, 257, 267 63, 268 63, 209 63, 227 63, 214
RD6(5) RC6 RB6 RCIDL RCIDL P1DC6
EUSART1 Baud Rate Generator Register High Byte ABDOVF ABDOVF P1RSEN EUSART2 Baud Rate Generator Register High Byte Buffer Read Pointer High Byte P1DC4 P1DC3 P1DC2 P1DC1 P1DC0
Buffer Read Pointer Low Byte Timer4 Register Timer4 Period Register T4OUTPS3 T4OUTPS2 T4OUTPS1 T4OUTPS0 TMR4ON T4CKPS1 T4CKPS0 Capture/Compare/PWM Register 4 High Byte Capture/Compare/PWM Register 4 Low Byte DC4B1 DC4B0 CCP4M3 CCP4M2 CCP4M1 CCP4M0 Capture/Compare/PWM Register 5 High Byte Capture/Compare/PWM Register 5 Low Byte DC5B1 DC5B0 CCP5M3 CCP5M2 CCP5M1 CCP5M0 EUSART2 Baud Rate Generator Register Low Byte EUSART2 Receive Register EUSART2 Transmit Register CSRC SPEN P3RSEN P2RSEN TX9 RX9 P3DC6 P2DC6 TXEN SREN ECCP3AS1 P3DC5 ECCP2AS1 P2DC5 SYNC CREN ECCP3AS0 P3DC4 ECCP2AS0 P2DC4 SENDB ADDEN PSS3AC1 P3DC3 PSS2AC1 P2DC3 BRGH FERR PSS3AC0 P3DC2 PSS2AC0 P2DC2 TRMT OERR PSS3BD1 P3DC1 PSS2BD1 P2DC1 TX9D RX9D PSS3BD0 P3DC0 PSS2BD0 P2DC0
0000 0000 0000 0000 1111 1111 -000 0000 xxxx xxxx xxxx xxxx --00 0000 xxxx xxxx xxxx xxxx --00 0000 0000 0000 0000 0000 0000 0000 0000 0010 0000 000x 0000 0000 0000 0000 0000 0000 0000 0000 xxxx xxxx 0000 0000
ECCP3ASE ECCP3AS2 ECCP2ASE ECCP2AS2
MSSP2 Receive Buffer/Transmit Register MSSP2 Address Register (I2C Slave mode), MSSP2 Baud Rate Reload Register (I2C Master mode) SMP WCOL GCEN GCEN AUTOINC CKE SSPOV ACKSTAT ACKSTAT PKTIF PKTDEC D/A SSPEN ACKDT ADMSK5(4) DMAIF ETHEN P CKP ACKEN ADMSK4(4) LINKIF S SSPM3 RCEN ADMSK3(4) TXIF R/W SSPM2 PEN ADMSK2(4) UA SSPM1 RSEN ADMSK1(4) TXERIF BF SSPM0 SEN SEN
0000 0000 0000 0000 0000 0000 xxxx xxxx
Ethernet Transmit/Receive Buffer Register (EDATA<7:0>) RXERIF
-000 0-00 100- ----
DS39762C-page 84
Preliminary
PIC18F97J60 FAMILY
TABLE 5-5:
File Name ESTAT EIE EDMACSH EDMACSL EDMADSTH EDMADSTL EDMANDH EDMANDL EDMASTH EDMASTL ERXWRPTH ERXWRPTL ERXRDPTH ERXRDPTL ERXNDH ERXNDL ERXSTH ERXSTL ETXNDH ETXNDL ETXSTH ETXSTL EWRPTH EWRPTL EPKTCNT ERXFCON EPMOH EPMOL EPMCSH EPMCSL EPMM7 EPMM6 EPMM5 EPMM4 EPMM3 EPMM2 EPMM1 EPMM0

Bit 7 Bit 6 BUFER PKTIE Bit 5 DMAIE Bit 4 r LINKIE Bit 3 TXIE Bit 2 RXBUSY Bit 1 TXABRT TXERIE Bit 0 PHYRDY RXERIE Values on Details on POR, BOR Page: -0-0 -000 -000 0-00 0000 0000 0000 0000 DMA Destination Register High Byte DMA End Register High Byte DMA Start Register High Byte Receive Buffer Write Pointer High Byte Receive Buffer Read Pointer High Byte Receive End Register High Byte Receive Start Register High Byte Transmit End Register High Byte Transmit Start Register High Byte Buffer Write Pointer High Byte ---0 0000 0000 0000 ---0 0000 0000 0000 ---0 0000 0000 0000 ---0 0000 0000 0000 ---0 0101 1111 1010 ---1 1111 1111 1111 ---0 0101 1111 1010 ---0 0000 0000 0000 ---0 0000 0000 0000 ---0 0000 0000 0000 0000 0000 PMEN MPEN HTEN MCEN BCEN 1010 0001 ---0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 Pattern Match Offset Register High Byte 63, 214 63, 226 63, 251 63, 251 63, 251 63, 251 63, 251 63, 251 63, 251 63, 251 63, 211 63, 211 63, 211 63, 211 63, 211 63, 211 63, 211 63, 211 64, 212 64, 212 64, 212 64, 212 64, 209 64, 209 64, 238 64, 246 64, 249 64, 249 64, 249 64, 249 64, 249 64, 249 64, 249 64, 249 64, 249 64, 249 64, 249 64, 249
DMA Checksum Register High Byte DMA Checksum Register Low Byte DMA Destination Register Low Byte DMA End Register Low Byte DMA Start Register Low Byte Receive Buffer Write Pointer Low Byte Receive Buffer Read Pointer Low Byte Receive End Register Low Byte Receive Start Register Low Byte Transmit End Register Low Byte Transmit Start Register Low Byte Buffer Write Pointer Low Byte Ethernet Packet Count Register UCEN ANDOR CRCEN
Pattern Match Offset Register Low Byte Pattern Match Checksum Register High Byte Pattern Match Checksum Register Low Byte Pattern Match Mask Register Byte 7 Pattern Match Mask Register Byte 6 Pattern Match Mask Register Byte 5 Pattern Match Mask Register Byte 4 Pattern Match Mask Register Byte 3 Pattern Match Mask Register Byte 2 Pattern Match Mask Register Byte 1 Pattern Match Mask Register Byte 0
Preliminary
DS39762C-page 85
PIC18F97J60 FAMILY
TABLE 5-5:
File Name EHT7 EHT6 EHT5 EHT4 EHT3 EHT2 EHT1 EHT0 MIRDH MIRDL MIWRH MIWRL MIREGADR MICMD MAMXFLH MAMXFLL MAIPGH MAIPGL MABBIPG MACON4 MACON3 MACON1 EPAUSH EPAUSL EFLOCON MISTAT MAADR2 MAADR1 MAADR4 MAADR3 MAADR6 MAADR5

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Values on Details on POR, BOR Page: 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 MII Address Register MIISCAN MIIRD ---0 0000 ---- --00 0000 0110 0000 0000 -000 0000 -000 0000 BBIPG1 r FRMLNEN PASSALL BBIPG0 r FULDPX MARXEN -000 0000 -000 --00 0000 0000 ---0 0000 0001 0000 0000 0000 r r NVALID FCEN1 SCAN FCEN0 BUSY ---- -000 ---- 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 HFRMEN RXPAUS 64, 245 64, 245 64, 245 64, 245 64, 245 64, 245 64, 245 64, 245 64, 218 64, 218 64, 218 64, 218 64, 218 64, 217 64, 231 64, 231 65, 231 65, 231 65, 232 65, 217 65, 216 65, 215 65, 244 65, 244 65, 244 65, 218 65, 231 65, 231 65, 231 65, 231 65, 231 65, 231
Hash Table Register Byte 7 Hash Table Register Byte 6 Hash Table Register Byte 5 Hash Table Register Byte 4 Hash Table Register Byte 3 Hash Table Register Byte 2 Hash Table Register Byte 1 Hash Table Register Byte 0 MII Read Data Register High Byte MII Read Data Register Low Byte MII Write Data Register High Byte MII Write Data Register Low Byte
Maximum Frame Length Register High Byte Maximum Frame Length Register Low Byte PADCFG2 MAC Non Back-to-Back Inter-Packet Gap Register High Byte MAC Non Back-to-Back Inter-Packet Gap Register Low Byte BBIPG6 DEFER PADCFG1 BBIPG5 r PADCFG0 BBIPG4 r TXCRCEN r BBIPG3 PHDREN TXPAUS BBIPG2
Pause Timer Value Register High Byte Pause Timer Value Register Low Byte
MAC Address Register Byte 2 (MAADR<39:32>), OUI Byte 2 MAC Address Register Byte 1 (MAADR<47:40>), OUI Byte 1 MAC Address Register Byte 4 (MAADR<23:16>) MAC Address Register Byte 3 (MAADR<31:24>), OUI Byte 3 MAC Address Register Byte 6 (MAADR<7:0>) MAC Address Register Byte 5 (MAADR<15:8>)
DS39762C-page 86
Preliminary
PIC18F97J60 FAMILY
5.3.6 STATUS REGISTER
The STATUS register, shown in Register 5-3, contains the arithmetic status of the ALU. The STATUS register can be the operand for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will set the Z bit but leave the other bits unchanged. The STATUS register then reads back as 000u u1uu. It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register. For other instructions not affecting any Status bits, see the instruction set summaries in Table 25-2 and Table 25-3. Note: The C and DC bits operate as a Borrow and Digit Borrow bit respectively, in subtraction.
REGISTER 5-3:
U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-5 bit 4
STATUS REGISTER
U-0 U-0 R/W-x N R/W-x OV R/W-x Z R/W-x DC(1) R/W-x C(2) bit 0
Unimplemented: Read as 0 N: Negative bit This bit is used for signed arithmetic (2s complement). It indicates whether the result was negative (ALU MSb = 1). 1 = Result was negative 0 = Result was positive OV: Overflow bit This bit is used for signed arithmetic (2s complement). It indicates an overflow of the 7-bit magnitude which causes the sign bit (bit 7 of the result) to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred Z: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is non-zero DC: Digit Carry/Borrow bit(1) For ADDWF, ADDLW, SUBLW and SUBWF instructions: 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result C: Carry/Borrow bit(2) For ADDWF, ADDLW, SUBLW and SUBWF instructions: 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred For Borrow, the polarity is reversed. A subtraction is executed by adding the 2s complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either bit 4 or bit 3 of the source register. For Borrow, the polarity is reversed. A subtraction is executed by adding the 2s complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit of the source register.
bit 3
bit 2
bit 1
bit 0
Note 1: 2:
Preliminary
DS39762C-page 87
PIC18F97J60 FAMILY
5.4
Note:
Data Addressing Modes

The execution of some instructions in the core PIC18 instruction set are changed when the PIC18 extended instruction set is enabled. See Section 5.6 Data Memory and the Extended Instruction Set for more information.
The Access RAM bit, a, determines how the address is interpreted. When a is 1, the contents of the BSR (Section 5.3.1 Bank Select Register) are used with the address to determine the complete 12-bit address of the register. When a is 0, the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode. A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely. The destination of the operations results is determined by the destination bit, d. When d is 1, the results are stored back in the source register, overwriting its original contents. When d is 0, the results are stored in the W register. Instructions without the d argument have a destination that is implicit in the instruction. Their destination is either the target register being operated on or the W register.
While the program memory can be addressed in only one way through the program counter information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled. The addressing modes are: Inherent Literal Direct Indirect An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in Section 5.6.1 Indexed Addressing with Literal Offset.
5.4.3
INDIRECT ADDRESSING
5.4.1
INHERENT AND LITERAL ADDRESSING
Many PIC18 control instructions do not need any argument at all. They either perform an operation that globally affects the device, or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW. Other instructions work in a similar way, but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.
Indirect Addressing mode allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special Function Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory. The registers for Indirect Addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code using loops, such as the example of clearing an entire RAM bank in Example 5-5. It also enables users to perform indexed addressing and other Stack Pointer operations for program memory in data memory.
EXAMPLE 5-5:
5.4.2
DIRECT ADDRESSING
NEXT
HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

FSR0, 100h POSTINC0 ; ; ; ; ; ; ; ; Clear INDF register then inc pointer All done with Bank1? NO, clear next YES, continue
Direct Addressing mode specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction. In the core PIC18 instruction set, bit-oriented and byte-oriented instructions use some version of Direct Addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 5.3.3 General Purpose Register File) or a location in the Access Bank (Section 5.3.2 Access Bank) as the data source for the instruction.
LFSR CLRF
BTFSS FSR0H, 1 BRA CONTINUE NEXT
DS39762C-page 88
Preliminary
PIC18F97J60 FAMILY
5.4.3.1 FSR Registers and the INDF Operand
At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers: FSRnH and FSRnL. The four upper bits of the FSRnH register are not used, so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations. Indirect Addressing is accomplished with a set of Indirect File Operands: INDF0 through INDF2. These can be thought of as virtual registers; they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instructions target. The INDF operand is just a convenient way of using the pointer. Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and Access RAM bit have no effect on determining the target address.
FIGURE 5-9:
INDIRECT ADDRESSING
000h Bank 0 100h Bank 1 200h Bank 2
Using an instruction with one of the Indirect Addressing registers as the operand....
ADDWF, INDF1, 1
...uses the 12-bit address stored in the FSR pair associated with that register....
FSR1H:FSR1L 7 0 7 0
300h
x x x x 1 1 1 1
1 1 0 0 1 1 0 0
...to determine the data memory location to be used in that operation. In this case, the FSR1 pair contains FCCh. This means the contents of location FCCh will be added to that of the W register and stored back in FCCh. E00h Bank 14 F00h FFFh Bank 15
Data Memory
Preliminary
DS39762C-page 89
PIC18F97J60 FAMILY
5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW
In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are virtual registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. They are: POSTDEC: accesses the FSR value, then automatically decrements it by 1 afterwards POSTINC: accesses the FSR value, then automatically increments it by 1 afterwards PREINC: increments the FSR value by 1, then uses it in the operation PLUSW: adds the signed value of the W register (range of -128 to 127) to that of the FSR and uses the new value in the operation In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by the value in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers. Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.). The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory. On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L pair. Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses Indirect Addressing. Similarly, operations by Indirect Addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.
5.5
Program Memory and the Extended Instruction Set
The operation of program memory is unaffected by the use of the extended instruction set. Enabling the extended instruction set adds five additional two-word commands to the existing PIC18 instruction set: ADDFSR, CALLW, MOVSF, MOVSS and SUBFSR. These instructions are executed as described in Section 5.2.4 Two-Word Instructions.
5.6
Data Memory and the Extended Instruction Set
Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different. This is due to the introduction of a new addressing mode for the data memory space. This mode also alters the behavior of Indirect Addressing using FSR2 and its associated operands. What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remains unchanged.
5.4.3.3
Operations by FSRs on FSRs
Indirect Addressing operations that target other FSRs, or virtual registers, represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operation. As a specific case, assume that the FSR0H:FSR0L pair contains FE7h, the address of INDF1. Attempts to read the value of the INDF1, using INDF0 as an operand, will return 00h. Attempts to write to INDF1, using INDF0 as the operand, will result in a NOP.
DS39762C-page 90
Preliminary
PIC18F97J60 FAMILY
5.6.1 INDEXED ADDRESSING WITH LITERAL OFFSET 5.6.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE
Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair and its associated file operands. Under the proper conditions, instructions that use the Access Bank that is, most bit-oriented and byte-oriented instructions can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode. When using the extended instruction set, this addressing mode requires the following: The use of the Access Bank is forced (a = 0); and The file address argument is less than or equal to 5Fh. Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing) or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation. Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected. Additionally, byte-oriented and bit-oriented instructions are not affected if they use the Access Bank (Access RAM bit is 1) or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 5-10. Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in Section 25.2.1 Extended Instruction Syntax.
Preliminary
DS39762C-page 91
PIC18F97J60 FAMILY
FIGURE 5-10: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)
EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)
When a = 0 and f 60h: The instruction executes in Direct Forced mode. f is interpreted as a location in the Access RAM between 060h and FFFh. This is the same as locations F60h to FFFh (Bank 15) of data memory. Locations below 060h are not available in this addressing mode.
000h 060h Bank 0 100h 00h Bank 1 through Bank 14 F00h Bank 15 F40h SFRs FFFh Data Memory 60h Valid Range for f Access RAM FFh
When a = 0 and f 5Fh: The instruction executes in Indexed Literal Offset mode. f is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space. Note that in this mode, the correct syntax is now: ADDWF [k], d where k is the same as f.
000h Bank 0 060h 100h Bank 1 through Bank 14 001001da ffffffff
FSR2H
FSR2L
F00h Bank 15 F40h SFRs FFFh Data Memory
When a = 1 (all values of f): The instruction executes in Direct mode (also known as Direct Long mode). f is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.
000h Bank 0 060h 100h Bank 1 through Bank 14
BSR 00000000
001001da ffffffff
F00h Bank 15 F40h SFRs FFFh Data Memory
DS39762C-page 92
Preliminary
PIC18F97J60 FAMILY
5.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE
The use of Indexed Literal Offset Addressing mode effectively changes how the lower part of Access RAM (00h to 5Fh) is mapped. Rather than containing just the contents of the bottom part of Bank 0, this mode maps the contents from Bank 0 and a user-defined window that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see Section 5.3.2 Access Bank). An example of Access Bank remapping in this addressing mode is shown in Figure 5-11. Remapping of the Access Bank applies only to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is 1) will continue to use Direct Addressing as before. Any indirect or indexed operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard Indirect Addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use Direct Addressing and the normal Access Bank map.
5.6.4
BSR IN INDEXED LITERAL OFFSET MODE
Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct Addressing, using the BSR to select the data memory bank, operates in the same manner as previously described.
FIGURE 5-11:
REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING
Example Situation: ADDWF f, d, a FSR2H:FSR2L = 120h Locations in the region from the FSR2 Pointer (120h) to the pointer plus 05Fh (17Fh) are mapped to the bottom of the Access RAM (000h-05Fh). Special Function Registers at F60h through FFFh are mapped to 60h through FFh, as usual. Bank 0 addresses below 5Fh are not available in this mode. They can still be addressed by using the BSR. 000h 05Fh Not Accessible Bank 0 100h 120h 17Fh 200h
Window Bank 1 Bank 1 Window
00h 5Fh 60h
SFRs FFh
Access Bank
F00h Bank 15 F60h FFFh SFRs
Data Memory
Preliminary
DS39762C-page 93
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 94
Preliminary
PIC18F97J60 FAMILY
6.0 FLASH PROGRAM MEMORY
6.1 Table Reads and Table Writes
The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range. A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 1024 bytes at a time. A Bulk Erase operation may not be issued from user code. Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases. A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP. In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM: Table Read (TBLRD) Table Write (TBLWT) The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT). Table read operations retrieve data from program memory and place it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM. Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in Section 6.5 Writing to Flash Program Memory. Figure 6-2 shows the operation of a table write with program memory and data RAM. Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word-aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned.
FIGURE 6-1:
TABLE READ OPERATION

Instruction: TBLRD*
Table Pointer(1) TBLPTRU TBLPTRH TBLPTRL
Program Memory Table Latch (8-bit) TABLAT
Program Memory (TBLPTR)
Note 1:
Table Pointer register points to a byte in program memory.
Preliminary
DS39762C-page 95
PIC18F97J60 FAMILY
FIGURE 6-2: TABLE WRITE OPERATION
Instruction: TBLWT* Program Memory Holding Registers Table Pointer(1) TBLPTRU TBLPTRH TBLPTRL Table Latch (8-bit) TABLAT
Program Memory (TBLPTR)
Note 1:
Table Pointer actually points to one of 64 holding registers, the address of which is determined by TBLPTRL<5:0>. The process for physically writing data to the program memory array is discussed in Section 6.5 Writing to Flash Program Memory.
6.2
Control Registers
Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the: EECON1 register EECON2 register TABLAT register TBLPTR registers
The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set, and cleared when the internal programming timer expires and the write operation is complete. Note: During normal operation, the WRERR is read as 1. This can indicate that a write operation was prematurely terminated by a Reset, or a write operation was attempted improperly.
6.2.1
EECON1 AND EECON2 REGISTERS
The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all 0s. The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.
The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.
DS39762C-page 96
Preliminary
PIC18F97J60 FAMILY
REGISTER 6-1:
U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-5 bit 4 S = Settable bit W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
EECON1: EEPROM CONTROL REGISTER 1

U-0 U-0 R/W-0 FREE R/W-x WRERR R/W-0 WREN R/S-0 WR U-0 bit 0
Unimplemented: Read as 0 FREE: Flash Row Erase Enable bit 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write-only WRERR: Flash Program Error Flag bit 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation, or an improper write attempt) 0 = The write operation completed WREN: Flash Program Write Enable bit 1 = Allows write cycles to Flash program memory 0 = Inhibits write cycles to Flash program memory WR: Write Control bit 1 = Initiates a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle complete Unimplemented: Read as 0
bit 3
bit 2
bit 1
bit 0
Preliminary
DS39762C-page 97
PIC18F97J60 FAMILY
6.2.2 TABLE LATCH REGISTER (TABLAT) 6.2.4 TABLE POINTER BOUNDARIES
The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM. TBLPTR is used in reads, writes and erases of the Flash program memory. When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT. When a TBLWT is executed, the six LSbs of the Table Pointer register (TBLPTR<5:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 15 MSbs of the TBLPTR (TBLPTR<20:6>) determine which program memory block of 64 bytes is written to. For more detail, see Section 6.5 Writing to Flash Program Memory. When an erase of program memory is executed, the 11 MSbs of the Table Pointer register (TBLPTR<20:10>) point to the 1024-byte block that will be erased. The Least Significant bits (TBLPTR<9:0>) are ignored. Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.
6.2.3
TABLE POINTER REGISTER (TBLPTR)
The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID and Configuration bits. The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. The table operations on the TBLPTR only affect the low-order 21 bits.
TABLE 6-1:
Example TBLRD* TBLWT* TBLRD*+ TBLWT*+ TBLRD*TBLWT*TBLRD+* TBLWT+*
TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Operation on Table Pointer TBLPTR is not modified TBLPTR is incremented after the read/write TBLPTR is decremented after the read/write TBLPTR is incremented before the read/write
FIGURE 6-3:
21
TABLE POINTER BOUNDARIES BASED ON OPERATION

TBLPTRU 16 15 TBLPTRH 8 7 TBLPTRL 0
Table Erase TBLPTR<20:10> Table Write TBLPTR<20:6>
Table Read TBLPTR<21:0>
DS39762C-page 98
Preliminary
PIC18F97J60 FAMILY
6.3 Reading the Flash Program Memory
TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation. The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.
The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.
FIGURE 6-4:
READS FROM FLASH PROGRAM MEMORY

Program Memory
(Even Byte Address)
(Odd Byte Address)
TBLPTR = xxxxx1
TBLPTR = xxxxx0
Instruction Register (IR)
FETCH
TBLRD
TABLAT Read Register
EXAMPLE 6-1:
MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF READ_WORD
READING A FLASH PROGRAM MEMORY WORD

CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL ; Load TBLPTR with the base ; address of the word
TBLRD*+ MOVF MOVWF TBLRD*+ MOVFW MOVF
TABLAT, W WORD_EVEN TABLAT, W WORD_ODD
; read into TABLAT and increment ; get data ; read into TABLAT and increment ; get data
Preliminary
DS39762C-page 99
PIC18F97J60 FAMILY
6.4 Erasing Flash Program Memory
6.4.1
The minimum erase block is 1024 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be Bulk Erased. Word Erase in the Flash array is not supported. When initiating an erase sequence from the microcontroller itself, a block of 1024 bytes of program memory is erased. The Most Significant 11 bits of the TBLPTR<20:10> point to the block being erased. TBLPTR<9:0> are ignored. The EECON1 register commands the erase operation. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation. For protection, the write initiate sequence for EECON2 must be used. A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer. An on-chip timer controls the erase time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over most of the voltage range of the device. See parameter D132B (VPEW) for specific limits.
FLASH PROGRAM MEMORY ERASE SEQUENCE
The sequence of events for erasing a block of internal program memory location is: 1. 2. Load Table Pointer register with address of row being erased. Set the EECON1 register for the erase operation: set WREN bit to enable writes; set FREE bit to enable the erase. Disable interrupts. Write 55h to EECON2. Write 0AAh to EECON2. Set the WR bit. This will begin the Row Erase cycle. The CPU will stall for duration of the erase. Re-enable interrupts.
3. 4. 5. 6. 7. 8.
EXAMPLE 6-2:
ERASING A FLASH PROGRAM MEMORY ROW

MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL EECON1, EECON1, INTCON, 55h EECON2 0AAh EECON2 EECON1, INTCON, WREN FREE GIE ; load TBLPTR with the base ; address of the memory block
ERASE_ROW BSF BSF BCF MOVLW MOVWF MOVLW MOVWF BSF BSF ; enable write to memory ; enable Row Erase operation ; disable interrupts ; write 55h ; write 0AAh ; start erase (CPU stall) ; re-enable interrupts
Required Sequence
WR GIE
DS39762C-page 100
Preliminary
PIC18F97J60 FAMILY
6.5 Writing to Flash Program Memory
The minimum programming block is 32 words or 64 bytes. Word or byte programming is not supported. Table writes are used internally to load the holding registers needed to program the Flash memory. There are 64 holding registers used by the table writes for programming. Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write. The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer. An on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over most of the voltage range of the device. See parameter D132B (VPEW) for specific limits. Note 1: Unlike previous PIC MCU devices, members of the PIC18F97J60 family do not reset the holding registers after a write occurs. The holding registers must be cleared or overwritten before a programming sequence. 2: To maintain the endurance of the program memory cells, each Flash byte should not be programmed more than one time between erase operations. Before attempting to modify the contents of the target cell a second time, a Row Erase of the target row, or a Bulk Erase of the entire memory, must be performed.
FIGURE 6-5:
TABLE WRITES TO FLASH PROGRAM MEMORY

TABLAT Write Register
8
TBLPTR = xxxxx0 TBLPTR = xxxxx1
8
TBLPTR = xxxxx2
8
TBLPTR = xxxx3F
Holding Register
Holding Register
Holding Register
Holding Register
Program Memory
6.5.1
FLASH PROGRAM MEMORY WRITE SEQUENCE
The sequence of events for programming an internal program memory location should be: 1. If the section of program memory to be written to has been programmed previously, then the memory will need to be erased before the write occurs (see Section 6.4.1 Flash Program Memory Erase Sequence). Write the 64 bytes into the holding registers with auto-increment. Set the WREN bit to enable byte writes. Disable interrupts.
5. 6. 7. 8. 9. 10.
Write 55h to EECON2. Write AAh to EECON2. Set the WR bit. This will begin the write cycle. The CPU will stall for duration of the write. Re-enable interrupts. Verify the memory (table read).
An example of the required code is shown in Example 6-3. Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 64 bytes in the holding register.
2. 3. 4.
Preliminary
DS39762C-page 101
PIC18F97J60 FAMILY
EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY
MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF ERASE_BLOCK BSF BSF BCF MOVLW MOVWF MOVLW MOVWF BSF BSF MOVLW MOVWF RESTART_BUFFER MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF FILL_BUFFER ... WRITE_BUFFER MOVLW MOVWF WRITE_BYTE_TO_HREGS MOVFF POSTINC0, WREG MOVWF TABLAT TBLWT+* DECFSZ BRA PROGRAM_MEMORY BSF BCF MOVLW MOVWF MOVLW MOVWF BSF BSF BCF DECFSZ BRA EECON1, INTCON, 55h EECON2 0AAh EECON2 EECON1, INTCON, EECON1, WREN GIE ; enable write to memory ; disable interrupts ; write 55h ; ; ; ; write 0AAh start program (CPU stall) re-enable interrupts disable write to memory COUNTER WRITE_BYTE_TO_HREGS ; ; ; ; ; get low byte of buffer data present data to table latch write data, perform a short write to internal TBLWT holding register. loop until buffers are full D64 COUNTER ; number of bytes in holding register ; read the new data from I2C, SPI, ; PSP, USART, etc. D'64' COUNTER BUFFER_ADDR_HIGH FSR0H BUFFER_ADDR_LOW FSR0L EECON1, WREN EECON1, FREE INTCON, GIE 55h EECON2 0AAh EECON2 EECON1, WR INTCON, GIE D'16' WRITE_COUNTER ; enable write to memory ; enable Row Erase operation ; disable interrupts ; write 55h ; write 0AAh ; start erase (CPU stall) ; re-enable interrupts ; Need to write 16 blocks of 64 to write ; one erase block of 1024 CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL ; Load TBLPTR with the base ; address of the memory block
; point to buffer
Required Sequence
WR GIE WREN
WRITE_COUNTER RESTART_BUFFER
; done with one write cycle ; if not done replacing the erase block
DS39762C-page 102
Preliminary
PIC18F97J60 FAMILY
6.5.2 WRITE VERIFY 6.5.4
Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.
PROTECTION AGAINST SPURIOUS WRITES
To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See Section 24.0 Special Features of the CPU for more details.
6.5.3
UNEXPECTED TERMINATION OF WRITE OPERATION
6.6
If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.
Flash Program Operation During Code Protection
See Section 24.6 Program Verification and Code Protection for details on code protection of Flash program memory.
TABLE 6-2:
Name TBLPTRU
REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Bit 7 Bit 6 Bit 5 bit 21 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on Page: 59 59 59 59 INT0IE FREE RBIE WRERR TMR0IF WREN INT0IF WR RBIF 59 61 61
Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)
TBPLTRH Program Memory Table Pointer High Byte (TBLPTR<15:8>) TBLPTRL Program Memory Table Pointer Low Byte (TBLPTR<7:0>) TABLAT INTCON EECON2 EECON1 Program Memory Table Latch GIE/GIEH PEIE/GIEL TMR0IE EEPROM Control Register 2 (not a physical register)
Legend: = unimplemented, read as 0. Shaded cells are not used during Flash/EEPROM access.
Preliminary
DS39762C-page 103
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 104
Preliminary
PIC18F97J60 FAMILY
7.0
Note:
EXTERNAL MEMORY BUS

The external memory bus is not implemented on 64-pin and 80-pin devices.
The bus is implemented with 28 pins, multiplexed across four I/O ports. Three ports (PORTD, PORTE and PORTH) are multiplexed with the address/data bus for a total of 20 available lines, while PORTJ is multiplexed with the bus control signals. A list of the pins and their functions is provided in Table 7-1.
The External Memory Bus (EMB) allows the device to access external memory devices (such as Flash, EPROM, SRAM, etc.) as program or data memory. It supports both 8 and 16-Bit Data Width modes, and three address widths of up to 20 bits.
TABLE 7-1:
Name RD0/AD0 RD1/AD1 RD2/AD2 RD3/AD3 RD4/AD4 RD5/AD5 RD6/AD6 RD7/AD7 RE0/AD8 RE1/AD9 RE2/AD10 RE3/AD11 RE4/AD12 RE5/AD13 RE6/AD14 RE7/AD15 RH0/A16 RH1/A17 RH2/A18 RH3/A19 RJ0/ALE RJ1/OE RJ2/WRL RJ3/WRH RJ4/BA0 RJ5/CE RJ6/LB RJ7/UB Note:
PIC18F96J60/96J65/97J60 EXTERNAL MEMORY BUS I/O PORT FUNCTIONS

Port PORTD PORTD PORTD PORTD PORTD PORTD PORTD PORTD PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTH PORTH PORTH PORTH PORTJ PORTJ PORTJ PORTJ PORTJ PORTJ PORTJ PORTJ Bit 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 0 1 2 3 4 5 6 7 External Memory Bus Function Address bit 0 or Data bit 0 Address bit 1 or Data bit 1 Address bit 2 or Data bit 2 Address bit 3 or Data bit 3 Address bit 4 or Data bit 4 Address bit 5 or Data bit 5 Address bit 6 or Data bit 6 Address bit 7 or Data bit 7 Address bit 8 or Data bit 8 Address bit 9 or Data bit 9 Address bit 10 or Data bit 10 Address bit 11 or Data bit 11 Address bit 12 or Data bit 12 Address bit 13 or Data bit 13 Address bit 14 or Data bit 14 Address bit 15 or Data bit 15 Address bit 16 Address bit 17 Address bit 18 Address bit 19 Address Latch Enable (ALE) Control bit Output Enable (OE) Control bit Write Low (WRL) Control bit Write High (WRH) Control bit Byte Address (BA0) bit 0 Chip Enable (CE) Control bit Lower Byte Enable (LB) Control bit Upper Byte Enable (UB) Control bit
For the sake of clarity, only I/O port and external bus assignments are shown here. One or more additional multiplexed features may be available on some pins.
Preliminary
DS39762C-page 105
PIC18F97J60 FAMILY
7.1 External Memory Bus Control
The operation of the interface is controlled by the MEMCON register (Register 7-1). This register is available in all program memory operating modes except Microcontroller mode. In this mode, the register is disabled and cannot be written to. The EBDIS bit (MEMCON<7>) controls the operation of the bus and related port functions. Clearing EBDIS enables the interface and disables the I/O functions of the ports, as well as any other functions multiplexed to those pins. Setting the bit enables the I/O ports and other functions, but allows the interface to override everything else on the pins when an external memory operation is required. By default, the external bus is always enabled and disables all other I/Os. The operation of the EBDIS bit is also influenced by the program memory mode being used. This is discussed in more detail in Section 7.5 Program Memory Modes and the External Memory Bus. The WAIT bits allow for the addition of wait states to external memory operations. The use of these bits is discussed in Section 7.3 Wait States. The WM bits select the particular operating mode used when the bus is operating in 16-Bit Data Width mode. These operating modes are discussed in more detail in Section 7.6 16-Bit Data Width Modes. The WM bits have no effect when an 8-Bit Data Width mode is selected.
REGISTER 7-1:
R/W-0 EBDIS bit 7 Legend: R = Readable bit -n = Value at POR bit 7
MEMCON: EXTERNAL MEMORY BUS CONTROL REGISTER

U-0 R/W-0 WAIT1 R/W-0 WAIT0 U-0 U-0 R/W-0 WM1 R/W-0 WM0 bit 0
EBDIS: External Bus Disable bit 1 = External bus enabled when microcontroller accesses external memory; otherwise, all external bus drivers are mapped as I/O ports 0 = External bus always enabled, I/O ports are disabled Unimplemented: Read as 0 WAIT1:WAIT0: Table Reads and Writes Bus Cycle Wait Count bits 11 = Table reads and writes will wait 0 TCY 10 = Table reads and writes will wait 1 TCY 01 = Table reads and writes will wait 2 TCY 00 = Table reads and writes will wait 3 TCY Unimplemented: Read as 0 WM1:WM0: TBLWT Operation with 16-Bit Data Bus Width Select bits 1x = Word Write mode: WRH active when TABLAT is written to and TBLPTR contains an odd address. When TBLPTR contains an even address, writing to TABLAT loads a holding latch with the value written. 01 = Byte Select mode: TABLAT data copied on both MSB and LSB; WRH and (UB or LB) will activate 00 = Byte Write mode: TABLAT data copied on both MSB and LSB; WRH or WRL will activate
bit 6 bit 5-4
bit 3-2 bit 1-0
DS39762C-page 106
Preliminary
PIC18F97J60 FAMILY
7.2 Address and Data Width
7.2.1
The PIC18F97J60 family of devices can be independently configured for different address and data widths on the same memory bus. Both address and data widths are set by Configuration bits in the CONFIG3L register. As Configuration bits, this means that these options can only be configured by programming the device and are not controllable in software. The BW bit selects an 8-bit or 16-bit data bus width. Setting this bit (default) selects a data width of 16 bits. The EMB1:EMB0 bits determine both the program memory operating mode and the address bus width. The available options are 20-bit, 16-bit and 12-bit, as well as the default Microcontroller mode (external bus disabled). Selecting a 16-bit or 12-bit width makes a corresponding number of high-order lines available for I/O functions. These pins are no longer affected by the setting of the EBDIS bit. For example, selecting a 16-Bit Addressing mode (EMB1:EMB0 = 01) disables A19:A16 and allows the PORTH<3:0> bits to function without interruptions from the bus. Using the smaller address widths allows users to tailor the memory bus to the size of the external memory space for a particular design while freeing up pins for dedicated I/O operation. Because the EMB bits have the effect of disabling pins for memory bus operations, it is important to always select an address width at least equal to the data width. If a 12-bit address width is used with a 16-bit data width, the upper four bits of data will not be available on the bus. All combinations of address and data widths require multiplexing of address and data information on the same lines. The address and data multiplexing, as well as I/O ports made available by the use of smaller address widths, are summarized in Table 7-2.
ADDRESS SHIFTING ON THE EXTERNAL BUS
By default, the address presented on the external bus is the value of the PC. In practical terms, this means that addresses in the external memory device below the top of on-chip memory are unavailable to the microcontroller. To access these physical locations, the glue logic between the microcontroller and the external memory must somehow translate addresses. To simplify the interface, the external bus offers an extension of Extended Microcontroller mode that automatically performs address shifting. This feature is controlled by the EASHFT Configuration bit. Setting this bit offsets addresses on the bus by the size of the microcontrollers on-chip program memory and sets the bottom address at 0000h. This allows the device to use the entire range of physical addresses of the external memory.
7.2.2
21-BIT ADDRESSING
As an extension of 20-bit address width operation, the external memory bus can also fully address a 2-Mbyte memory space. This is done by using the Bus Address (BA0) bit 0 control line as the Least Significant bit of the address. The UB and LB control signals may also be used with certain memory devices to select the upper and lower bytes within a 16-bit wide data word. This addressing mode is available in both 8-Bit Data Width and certain 16-Bit Data Width modes. Additional details are provided in Section 7.6.3 16-Bit Byte Select Mode and Section 7.7 8-Bit Data Width Mode.
TABLE 7-2:
Data Width
ADDRESS AND DATA LINES FOR DIFFERENT ADDRESS AND DATA WIDTHS
Address Width Multiplexed Data and Address Lines (and corresponding ports) Address Only Lines (and corresponding ports) AD11:AD8 (PORTE<3:0>) AD7:AD0 (PORTD<7:0>) AD15:AD8 (PORTE<7:0>) A19:A16, AD15:AD8 (PORTH<3:0>, PORTE<7:0>) A19:A16 (PORTH<3:0>) Ports Available for I/O PORTE<7:4>, All of PORTH All of PORTH All of PORTH
12-bit 8-bit 16-bit 20-bit 16-bit 16-bit 20-bit AD15:AD0 (PORTD<7:0>, PORTE<7:0>)
Preliminary
DS39762C-page 107
PIC18F97J60 FAMILY
7.3 Wait States
While it may be assumed that external memory devices will operate at the microcontroller clock rate, this is often not the case. In fact, many devices require longer times to write or retrieve data than the time allowed by the execution of table read or table write operations. To compensate for this, the external memory bus can be configured to add a fixed delay to each table operation using the bus. Wait states are enabled by setting the WAIT Configuration bit. When enabled, the amount of delay is set by the WAIT1:WAIT0 bits (MEMCON<5:4>). The delay is based on multiples of microcontroller instruction cycle time and are added following the instruction cycle when the table operation is executed. The range is from no delay to 3 TCY (default value). If the device fetches or accesses external memory while EBDIS = 1, the pins will switch to the external bus. If the EBDIS bit is set by a program executing from external memory, the action of setting the bit will be delayed until the program branches into the internal memory. At that time, the pins will change from external bus to I/O ports. If the device is executing out of internal memory when EBDIS = 0, the memory bus address/data and control pins will not be active. They will go to a state where the active address/data pins are tri-state; the CE, OE, WRH, WRL, UB and LB signals are 1 and ALE and BA0 are 0. Note that only those pins associated with the current address width are forced to tri-state; the other pins continue to function as I/O. In the case of 16-bit address width, for example, only AD<15:0> (PORTD and PORTE) are affected; A19:A16 (PORTH<3:0>) continue to function as I/O. In all external memory modes, the bus takes priority over any other peripherals that may share pins with it. This includes the Parallel Slave Port and serial communication modules which would otherwise take priority over the I/O port.
7.4
Port Pin Weak Pull-ups
With the exception of the upper address lines, A19:A16, the pins associated with the external memory bus are equipped with weak pull-ups. The pull-ups are controlled by bits located at LATA<7:6> and PORTA<7>. They are named RDPU, REPU and RJPU and control pull-ups on PORTD, PORTE and PORTJ, respectively. Setting one of these bits enables the corresponding pull-ups for that port. All pull-ups are disabled by default on all device Resets. In Extended Microcontroller mode, the port pull-ups can be useful in preserving the memory state on the external bus while the bus is temporarily disabled (EBDIS = 1).
7.6
16-Bit Data Width Modes
In 16-Bit Data Width mode, the external memory interface can be connected to external memories in three different configurations: 16-Bit Byte Write 16-Bit Word Write 16-Bit Byte Select The configuration to be used is determined by the WM1:WM0 bits in the MEMCON register (MEMCON<1:0>). These three different configurations allow the designer maximum flexibility in using both 8-bit and 16-bit devices with 16-bit data. For all 16-Bit Data Width modes, the Address Latch Enable (ALE) pin indicates that the address bits, AD<15:0>, are available on the external memory interface bus. Following the address latch, the Output Enable signal (OE) will enable both bytes of program memory at once to form a 16-bit instruction word. The Chip Enable signal (CE) is active at any time that the microcontroller accesses external memory, whether reading or writing. It is inactive (asserted high) whenever the device is in Sleep mode. In Byte Select mode, JEDEC standard Flash memories will require BA0 for the byte address line and one I/O line to select between Byte and Word mode. The other 16-Bit Data Width modes do not need BA0. JEDEC standard, static RAM memories will use the UB or LB signals for byte selection.
7.5
Program Memory Modes and the External Memory Bus
The PIC18F97J60 family of devices is capable of operating in one of two program memory modes, using combinations of on-chip and external program memory. The functions of the multiplexed port pins depend on the program memory mode selected, as well as the setting of the EBDIS bit. In Microcontroller Mode, the bus is not active and the pins have their port functions only. Writes to the MEMCOM register are not permitted. The Reset value of EBDIS (0) is ignored and the EMB pins behave as I/O ports. In Extended Microcontroller Mode, the external program memory bus shares I/O port functions on the pins. When the device is fetching, or doing table read/table write operations on the external program memory space, the pins will have the external bus function. If the device is fetching and accessing internal program memory locations only, the EBDIS control bit will change the pins from external memory to I/O port functions. When EBDIS = 0, the pins function as the external bus. When EBDIS = 1, the pins function as I/O ports.
DS39762C-page 108
Preliminary
PIC18F97J60 FAMILY
7.6.1 16-BIT BYTE WRITE MODE
Figure 7-1 shows an example of 16-Bit Byte Write mode for PIC18F97J60 family devices. This mode is used for two separate 8-bit memories connected for 16-bit operation. This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories. During a TBLWT instruction cycle, the TABLAT data is presented on the upper and lower bytes of the AD15:AD0 bus. The appropriate WRH or WRL control line is strobed on the LSb of the TBLPTR.
FIGURE 7-1:
16-BIT BYTE WRITE MODE EXAMPLE

D<7:0>
PIC18F97J60 AD<7:0>
(MSB) 373 A<19:0> D<15:8> A<x:0> D<7:0> CE OE WR

(2)
(LSB) A<x:0> D<7:0> D<7:0> CE OE WR(2)
AD<15:8> ALE A<19:16>(1) CE OE WRH WRL
373
Address Bus Data Bus Control Lines
Note 1: 2:
Upper order address lines are used only for 20-bit address widths. This signal only applies to table writes. See Section 6.1 Table Reads and Table Writes.
Preliminary
DS39762C-page 109
PIC18F97J60 FAMILY
7.6.2 16-BIT WORD WRITE MODE
Figure 7-2 shows an example of 16-Bit Word Write mode for PIC18F97J60 devices. This mode is used for word-wide memories which include some of the EPROM and Flash type memories. This mode allows opcode fetches and table reads from all forms of 16-bit memory, and table writes to any type of word-wide external memories. This method makes a distinction between TBLWT cycles to even or odd addresses. During a TBLWT cycle to an even address (TBLPTR<0> = 0), the TABLAT data is transferred to a holding latch and the external address data bus is tri-stated for the data portion of the bus cycle. No write signals are activated. During a TBLWT cycle to an odd address (TBLPTR<0> = 1), the TABLAT data is presented on the upper byte of the AD15:AD0 bus. The contents of the holding latch are presented on the lower byte of the AD15:AD0 bus. The WRH signal is strobed for each write cycle; the WRL pin is unused. The signal on the BA0 pin indicates the LSb of the TBLPTR but it is left unconnected. Instead, the UB and LB signals are active to select both bytes. The obvious limitation to this method is that the table write must be done in pairs on a specific word boundary to correctly write a word location.
FIGURE 7-2:
16-BIT WORD WRITE MODE EXAMPLE

A<20:1> D<15:0>
PIC18F97J60 AD<7:0> 373 A<x:0> D<15:0> CE 373 ALE A<19:16>(1) CE OE WRH Address Bus Data Bus Control Lines Note 1: 2: Upper order address lines are used only for 20-bit address widths. This signal only applies to table writes. See Section 6.1 Table Reads and Table Writes. OE WR(2) JEDEC Word EPROM Memory
AD<15:8>
DS39762C-page 110
Preliminary
PIC18F97J60 FAMILY
7.6.3 16-BIT BYTE SELECT MODE
Figure 7-3 shows an example of 16-Bit Byte Select mode. This mode allows table write operations to word-wide external memories with byte selection capability. This generally includes both word-wide Flash and SRAM devices. During a TBLWT cycle, the TABLAT data is presented on the upper and lower byte of the AD15:AD0 bus. The WRH signal is strobed for each write cycle; the WRL pin is not used. The BA0 or UB/LB signals are used to select the byte to be written based on the Least Significant bit of the TBLPTR register. Flash and SRAM devices use different control signal combinations to implement Byte Select mode. JEDEC standard Flash memories require that a controller I/O port pin be connected to the memorys BYTE/WORD pin to provide the select signal. They also use the BA0 signal from the controller as a byte address. JEDEC standard, static RAM memories, on the other hand, use the UB or LB signals to select the byte.
FIGURE 7-3:
PIC18F97J60
16-BIT BYTE SELECT MODE EXAMPLE
AD<7:0>
373
A<20:1>
A<x:1>
JEDEC Word FLASH Memory D<15:0> D<15:0>
AD<15:8> ALE A<19:16>(2) OE WRH
138(3) 373
CE A0 BYTE/WORD OE WR(1)
A<20:1> BA0 I/O
A<x:1>
JEDEC Word SRAM Memory D<15:0>
LB UB CE
CE LB UB
D<15:0> OE WR(1)
Address Bus Data Bus Control Lines Note 1: 2: 3: This signal only applies to table writes. See Section 6.1 Table Reads and Table Writes. Upper order address lines are used only for 20-bit address width. Demultiplexing is only required when multiple memory devices are accessed.
Preliminary
DS39762C-page 111
PIC18F97J60 FAMILY
7.6.4 16-BIT MODE TIMING
The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 7-4 and Figure 7-5.
FIGURE 7-4:
EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED MICROCONTROLLER MODE)

A<19:16> AD<15:0> CE ALE OE Memory Cycle Instruction Execution Opcode Fetch TBLRD* from 000100h INST(PC 2) Opcode Fetch MOVLW 55h from 000102h TBLRD Cycle 1 CF33h
0Ch 9256h
TBLRD 92h from 199E67h
Opcode Fetch ADDLW 55h from 000104h MOVLW
TBLRD Cycle 2
FIGURE 7-5:
EXTERNAL MEMORY BUS TIMING FOR SLEEP (EXTENDED MICROCONTROLLER MODE)

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1
A<19:16> AD<15:0> CE ALE OE 3AAAh
00h 0003h 3AABh
00h 0E55h
Memory Cycle Instruction Execution
Opcode Fetch SLEEP from 007554h INST(PC 2)
Opcode Fetch MOVLW 55h from 007556h SLEEP
Sleep Mode, Bus Inactive
DS39762C-page 112
Preliminary
PIC18F97J60 FAMILY
7.7 8-Bit Data Width Mode
In 8-Bit Data Width mode, the external memory bus operates only in Multiplexed mode; that is, data shares the eight Least Significant bits of the address bus. Figure 7-6 shows an example of 8-Bit Multiplexed mode for 100-pin devices. This mode is used for a single 8-bit memory connected for 16-bit operation. The instructions will be fetched as two 8-bit bytes on a shared data/address bus. The two bytes are sequentially fetched within one instruction cycle (TCY). Therefore, the designer must choose external memory devices according to timing calculations based on 1/2 TCY (2 times the instruction rate). For proper memory speed selection, glue logic propagation delay times must be considered, along with setup and hold times. The Address Latch Enable (ALE) pin indicates that the address bits, AD<15:0>, are available on the external memory interface bus. The Output Enable signal (OE) will enable one byte of program memory for a portion of the instruction cycle, then BA0 will change and the second byte will be enabled to form the 16-bit instruction word. The Least Significant bit of the address, BA0, must be connected to the memory devices in this mode. The Chip Enable signal (CE) is active at any time that the microcontroller accesses external memory, whether reading or writing. It is inactive (asserted high) whenever the device is in Sleep mode. This process generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories. During a TBLWT instruction cycle, the TABLAT data is presented on the upper and lower bytes of the AD15:AD0 bus. The appropriate level of the BA0 control line is strobed on the LSb of the TBLPTR.
FIGURE 7-6:
8-BIT MULTIPLEXED MODE EXAMPLE

D<7:0> PIC18F97J60 AD<7:0> ALE AD<15:8>(1) A<19:16>(1) BA0 CE OE WRL Address Bus Data Bus Control Lines 373 A<19:0> D<15:8> A<x:1> A0 D<7:0> CE OE WR(2)
Note 1: 2:
Upper order address bits are used only for 20-bit address width. The upper AD byte is used for all address widths except 8-bit. This signal only applies to table writes. See Section 6.1 Table Reads and Table Writes.
Preliminary
DS39762C-page 113
PIC18F97J60 FAMILY
7.7.1 8-BIT MODE TIMING
The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 7-7 and Figure 7-8.
FIGURE 7-7:
EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED MICROCONTROLLER MODE)

A<19:16> AD<15:8> AD<7:0> CE ALE OE Memory Cycle Instruction Execution Opcode Fetch TBLRD* from 000100h INST(PC 2) Opcode Fetch MOVLW 55h from 000102h TBLRD Cycle 1 33h
0Ch CFh 92h
TBLRD 92h from 199E67h TBLRD Cycle 2
Opcode Fetch ADDLW 55h from 000104h MOVLW
FIGURE 7-8:
EXTERNAL MEMORY BUS TIMING FOR SLEEP (EXTENDED MICROCONTROLLER MODE)

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1
A<19:16> AD<15:8> AD<7:0> BA0 CE ALE OE Memory Cycle Instruction Execution AAh
00h 3Ah 00h 03h ABh
00h 3Ah 0Eh 55h
Opcode Fetch SLEEP from 007554h INST(PC 2)
Opcode Fetch MOVLW 55h from 007556h SLEEP
Sleep Mode, Bus Inactive
DS39762C-page 114
Preliminary
PIC18F97J60 FAMILY
7.8 Operation in Power-Managed Modes
In Sleep and Idle modes, the microcontroller core does not need to access data; bus operations are suspended. The state of the external bus is frozen, with the address/data pins and most of the control pins holding at the same state they were in when the mode was invoked. The only potential changes are the CE, LB and UB pins, which are held at logic high.
In alternate power-managed Run modes, the external bus continues to operate normally. If a clock source with a lower speed is selected, bus operations will run at that speed. In these cases, excessive access times for the external memory may result if wait states have been enabled and added to external memory operations. If operations in a lower power Run mode are anticipated, user applications should provide memory access time adjustments at the lower clock speeds.
Preliminary
DS39762C-page 115
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 116
Preliminary
PIC18F97J60 FAMILY
8.0
8.1
8 x 8 HARDWARE MULTIPLIER
Introduction
EXAMPLE 8-1:
MOVF MULWF ARG1, W ARG2
8 x 8 UNSIGNED MULTIPLY ROUTINE

; ; ARG1 * ARG2 -> ; PRODH:PRODL
All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multipliers operation does not affect any flags in the STATUS register. Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 8-1.
EXAMPLE 8-2:
MOVF MULWF BTFSC SUBWF MOVF BTFSC SUBWF ARG1, W ARG2 ARG2, SB PRODH, F ARG2, W ARG1, SB PRODH, F
8 x 8 SIGNED MULTIPLY ROUTINE

; ; ; ; ; ARG1 * ARG2 -> PRODH:PRODL Test Sign Bit PRODH = PRODH - ARG1
8.2
Operation
; Test Sign Bit ; PRODH = PRODH ; - ARG2
Example 8-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register. Example 8-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each arguments Most Significant bit (MSb) is tested and the appropriate subtractions are done.
TABLE 8-1:
Routine
PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Multiply Method Without hardware multiply Hardware multiply Without hardware multiply Hardware multiply Without hardware multiply Hardware multiply Without hardware multiply Hardware multiply Program Memory (Words) 13 1 33 6 21 28 52 35 Cycles (Max) 69 1 91 6 242 28 254 40 Time @ 40 MHz 6.9 s 100 ns 9.1 s 600 ns 24.2 s 2.8 s 25.4 s 4.0 s @ 10 MHz 27.6 s 400 ns 36.4 s 2.4 s 96.8 s 11.2 s 102.6 s 16.0 s @ 4 MHz 69 s 1 s 91 s 6 s 242 s 28 s 254 s 40 s
8 x 8 unsigned 8 x 8 signed 16 x 16 unsigned 16 x 16 signed
Preliminary
DS39762C-page 117
PIC18F97J60 FAMILY
Example 8-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).
EQUATION 8-2:
16 x 16 SIGNED MULTIPLICATION ALGORITHM
EQUATION 8-1:
16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

ARG1H:ARG1L ARG2H:ARG2L (ARG1H ARG2H 216) + (ARG1H ARG2L 28) + (ARG1L ARG2H 28) + (ARG1L ARG2L)
RES3:RES0
= =
RES3:RES0 = ARG1H:ARG1L ARG2H:ARG2L = (ARG1H ARG2H 216) + (ARG1H ARG2L 28) + (ARG1L ARG2H 28) + (ARG1L ARG2L) + (-1 ARG2H<7> ARG1H:ARG1L 216) + (-1 ARG1H<7> ARG2H:ARG2L 216)
EXAMPLE 8-4:
MOVF MULWF MOVFF MOVFF ; MOVF MULWF MOVFF MOVFF ; MOVF MULWF MOVF ADDWF MOVF ADDWFC CLRF ADDWFC ; MOVF MULWF MOVF ADDWF MOVF ADDWFC CLRF ADDWFC ; BTFSS BRA MOVF SUBWF MOVF SUBWFB ; SIGN_ARG1 BTFSS BRA MOVF SUBWF MOVF SUBWFB ; CONT_CODE :
16 x 16 SIGNED MULTIPLY ROUTINE

; ARG1L * ARG2L -> ; PRODH:PRODL ; ;
EXAMPLE 8-3:
MOVF MULWF MOVFF MOVFF ; MOVF MULWF MOVFF MOVFF ; MOVF MULWF MOVF ADDWF MOVF ADDWFC CLRF ADDWFC ; MOVF MULWF MOVF ADDWF MOVF ADDWFC CLRF ADDWFC
16 x 16 UNSIGNED MULTIPLY ROUTINE

; ARG1L * ARG2L-> ; PRODH:PRODL ; ;
ARG1L, W ARG2L PRODH, RES1 PRODL, RES0 ARG1H, W ARG2H PRODH, RES3 PRODL, RES2 ARG1L, W ARG2H PRODL, W RES1, F PRODH, W RES2, F WREG RES3, F ARG1H, W ARG2L PRODL, W RES1, F PRODH, W RES2, F WREG RES3, F ARG2H, 7 SIGN_ARG1 ARG1L, W RES2 ARG1H, W RES3
ARG1L, W ARG2L PRODH, RES1 PRODL, RES0 ARG1H, W ARG2H PRODH, RES3 PRODL, RES2 ARG1L, W ARG2H PRODL, W RES1, F PRODH, W RES2, F WREG RES3, F ARG1H, W ARG2L PRODL, W RES1, F PRODH, W RES2, F WREG RES3, F
; ARG1H * ARG2H-> ; PRODH:PRODL ; ;
; ARG1H * ARG2H -> ; PRODH:PRODL ; ;
; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
ARG1L * ARG2H-> PRODH:PRODL Add cross products
; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
ARG1L * ARG2H -> PRODH:PRODL Add cross products
ARG1H * ARG2L -> PRODH:PRODL Add cross products
ARG1H * ARG2L-> PRODH:PRODL Add cross products
Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.
; ARG2H:ARG2L neg? ; no, check ARG1 ; ; ;
ARG1H, 7 CONT_CODE ARG2L, W RES2 ARG2H, W RES3
; ARG1H:ARG1L neg? ; no, done ; ; ;
DS39762C-page 118
Preliminary
PIC18F97J60 FAMILY
9.0 INTERRUPTS
Members of the PIC18F97J60 family of devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. High priority interrupt events will interrupt any low priority interrupts that may be in progress. There are thirteen registers which are used to control interrupt operation. These registers are: RCON INTCON INTCON2 INTCON3 PIR1, PIR2, PIR3 PIE1, PIE2, PIE3 IPR1, IPR2, IPR3 When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode. When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress. The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts. The return from interrupt instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used) which re-enables interrupts. For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit. Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior.
It is recommended that the Microchip header files supplied with MPLAB IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register. In general, interrupt sources have three bits to control their operation. They are: Flag bit to indicate that an interrupt event occurred Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set Priority bit to select high priority or low priority The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.
Preliminary
DS39762C-page 119
PIC18F97J60 FAMILY
FIGURE 9-1: PIC18F97J60 FAMILY INTERRUPT LOGIC
TMR0IF TMR0IE TMR0IP RBIF RBIE RBIP INT0IF INT0IE INT1IF INT1IE INT1IP INT2IF INT2IE INT2IP INT3IF INT3IE INT3IP Wake-up if in Idle or Sleep modes
PIR1<7:0> PIE1<7:0> IPR1<7:0> PIR2<7:5,3,1:0> PIE2<7:5,3,1:0> IPR2<7:5,3,1:0> PIR3<7:0> PIE3<7:0> IPR3<7:0>
Interrupt to CPU Vector to Location 0008h
GIE/GIEH
IPEN IPEN PEIE/GIEL IPEN
High Priority Interrupt Generation Low Priority Interrupt Generation
PIR1<7:0> PIE1<7:0> IPR1<7:0> PIR2<7:5,3,1:0> PIE2<7:5,3,1:0> IPR2<7:5,3,1:0> PIR3<7:0> PIE3<7:0> IPR3<7:0>
TMR0IF TMR0IE TMR0IP RBIF RBIE RBIP INT1IF INT1IE INT1IP INT2IF INT2IE INT2IP INT3IF INT3IE INT3IP
IPEN
Interrupt to CPU Vector to Location 0018h
GIE/GIEH PEIE/GIEL
DS39762C-page 120
Preliminary
PIC18F97J60 FAMILY
9.1 INTCON Registers
The INTCON registers are readable and writable registers which contain various enable, priority and flag bits. Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.
REGISTER 9-1:
R/W-0 GIE/GIEH bit 7 Legend: R = Readable bit -n = Value at POR bit 7
INTCON: INTERRUPT CONTROL REGISTER

R/W-0 R/W-0 TMR0IE R/W-0 INT0IE R/W-0 RBIE R/W-0 TMR0IF R/W-0 INT0IF R/W-x RBIF(1) bit 0
PEIE/GIEL
GIE/GIEH: Global Interrupt Enable bit When IPEN = 0: 1 = Enables all unmasked interrupts 0 = Disables all interrupts When IPEN = 1: 1 = Enables all high priority interrupts 0 = Disables all interrupts PEIE/GIEL: Peripheral Interrupt Enable bit When IPEN = 0: 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts When IPEN = 1: 1 = Enables all low priority peripheral interrupts 0 = Disables all low priority peripheral interrupts TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt INT0IE: INT0 External Interrupt Enable bit 1 = Enables the INT0 external interrupt 0 = Disables the INT0 external interrupt RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt TMR0IF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow INT0IF: INT0 External Interrupt Flag bit 1 = The INT0 external interrupt occurred (must be cleared in software) 0 = The INT0 external interrupt did not occur RBIF: RB Port Change Interrupt Flag bit(1) 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Note 1:
Preliminary
DS39762C-page 121
PIC18F97J60 FAMILY
REGISTER 9-2:
R/W-1 RBPU bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
INTCON2: INTERRUPT CONTROL REGISTER 2

R/W-1 INTEDG0 R/W-1 INTEDG1 R/W-1 INTEDG2 R/W-1 INTEDG3 R/W-1 TMR0IP R/W-1 INT3IP R/W-1 RBIP bit 0
RBPU: PORTB Pull-up Enable bit 1 = All PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values INTEDG0: External Interrupt 0 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge INTEDG1: External Interrupt 1 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge INTEDG2: External Interrupt 2 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge INTEDG3: External Interrupt 3 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge TMR0IP: TMR0 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority INT3IP: INT3 External Interrupt Priority bit 1 = High priority 0 = Low priority RBIP: RB Port Change Interrupt Priority bit 1 = High priority 0 = Low priority Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Note:
DS39762C-page 122
Preliminary
PIC18F97J60 FAMILY
REGISTER 9-3:
R/W-1 INT2IP bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
INTCON3: INTERRUPT CONTROL REGISTER 3

R/W-1 INT1IP R/W-0 INT3IE R/W-0 INT2IE R/W-0 INT1IE R/W-0 INT3IF R/W-0 INT2IF R/W-0 INT1IF bit 0
INT2IP: INT2 External Interrupt Priority bit 1 = High priority 0 = Low priority INT1IP: INT1 External Interrupt Priority bit 1 = High priority 0 = Low priority INT3IE: INT3 External Interrupt Enable bit 1 = Enables the INT3 external interrupt 0 = Disables the INT3 external interrupt INT2IE: INT2 External Interrupt Enable bit 1 = Enables the INT2 external interrupt 0 = Disables the INT2 external interrupt INT1IE: INT1 External Interrupt Enable bit 1 = Enables the INT1 external interrupt 0 = Disables the INT1 external interrupt INT3IF: INT3 External Interrupt Flag bit 1 = The INT3 external interrupt occurred (must be cleared in software) 0 = The INT3 external interrupt did not occur INT2IF: INT2 External Interrupt Flag bit 1 = The INT2 external interrupt occurred (must be cleared in software) 0 = The INT2 external interrupt did not occur INT1IF: INT1 External Interrupt Flag bit 1 = The INT1 external interrupt occurred (must be cleared in software) 0 = The INT1 external interrupt did not occur Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Note:
Preliminary
DS39762C-page 123
PIC18F97J60 FAMILY
9.2 PIR Registers
The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3). Note 1: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.
REGISTER 9-4:
R/W-0 PSPIF(1) bit 7 Legend: R = Readable bit -n = Value at POR bit 7
PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0 ADIF R-0 RC1IF R-0 TX1IF R/W-0 SSP1IF R/W-0 CCP1IF R/W-0 TMR2IF R/W-0 TMR1IF bit 0
PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit(1) 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred ADIF: A/D Converter Interrupt Flag bit 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete RC1IF: EUSART1 Receive Interrupt Flag bit 1 = The EUSART1 receive buffer, RCREG1, is full (cleared when RCREG1 is read) 0 = The EUSART1 receive buffer is empty TX1IF: EUSART1 Transmit Interrupt Flag bit 1 = The EUSART1 transmit buffer, TXREG1, is empty (cleared when TXREG1 is written) 0 = The EUSART1 transmit buffer is full SSP1IF: MSSP1 Interrupt Flag bit 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive CCP1IF: ECCP1 Interrupt Flag bit Capture mode: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare mode: 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM mode: Unused in this mode. TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow Implemented in 100-pin devices in Microcontroller mode only.
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Note 1:
DS39762C-page 124
Preliminary
PIC18F97J60 FAMILY
REGISTER 9-5:
R/W-0 OSCFIF bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown

R/W-0 CMIF R/W-0 ETHIF R/W-0 r R/W-0 BCL1IF U-0 R/W-0 TMR3IF R/W-0 CCP2IF bit 0
OSCFIF: Oscillator Fail Interrupt Flag bit 1 = System oscillator failed, clock input has changed to INTRC (must be cleared in software) 0 = System clock operating CMIF: Comparator Interrupt Flag bit 1 = Comparator input has changed (must be cleared in software) 0 = Comparator input has not changed ETHIF: Ethernet Module Interrupt Flag bit 1 = An Ethernet module interrupt event has occurred; query EIR register to resolve source 0 = No Ethernet interrupt event has occurred Reserved: Maintain as 0 BCL1IF: Bus Collision Interrupt Flag bit (MSSP1 module) 1 = A bus collision occurred (must be cleared in software) 0 = No bus collision occurred Unimplemented: Read as 0 TMR3IF: TMR3 Overflow Interrupt Flag bit 1 = TMR3 register overflowed (must be cleared in software) 0 = TMR3 register did not overflow CCP2IF: ECCP2 Interrupt Flag bit Capture mode: 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred Compare mode: 1 = A TMR1/TMR3 register compare match occurred (must be cleared in software) 0 = No TMR1/TMR3 register compare match occurred PWM mode: Unused in this mode.
bit 6
bit 5
bit 4 bit 3
bit 2 bit 1
bit 0
Preliminary
DS39762C-page 125
PIC18F97J60 FAMILY
REGISTER 9-6:
R/W-0 SSP2IF bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
(1)

R/W-0 BCL2IF(1) R-0 RC2IF(2) R-0 TX2IF(2) R/W-0 TMR4IF R/W-0 CCP5IF R/W-0 CCP4IF R/W-0 CCP3IF bit 0
SSP2IF: MSSP2 Interrupt Flag bit(1) 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive BCL2IF: Bus Collision Interrupt Flag bit (MSSP2 module)(1) 1 = A bus collision occurred (must be cleared in software) 0 = No bus collision occurred RC2IF: EUSART2 Receive Interrupt Flag bit(2) 1 = The EUSART2 receive buffer, RCREG2, is full (cleared when RCREG2 is read) 0 = The EUSART2 receive buffer is empty TX2IF: EUSART2 Transmit Interrupt Flag bit(2) 1 = The EUSART2 transmit buffer, TXREG2, is empty (cleared when TXREG2 is written) 0 = The EUSART2 transmit buffer is full TMR4IF: TMR4 to PR4 Match Interrupt Flag bit 1 = TMR4 to PR4 match occurred (must be cleared in software) 0 = No TMR4 to PR4 match occurred CCP5IF: CCP5 Interrupt Flag bit Capture mode: 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred Compare mode: 1 = A TMR1/TMR3 register compare match occurred (must be cleared in software) 0 = No TMR1/TMR3 register compare match occurred PWM mode: Unused in this mode. CCP4IF: CCP4 Interrupt Flag bit Capture mode: 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred Compare mode: 1 = A TMR1/TMR3 register compare match occurred (must be cleared in software) 0 = No TMR1/TMR3 register compare match occurred PWM mode: Unused in this mode. CCP3IF: ECCP3 Interrupt Flag bit Capture mode: 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred Compare mode: 1 = A TMR1/TMR3 register compare match occurred (must be cleared in software) 0 = No TMR1/TMR3 register compare match occurred PWM mode: Unused in this mode. Implemented in 100-pin devices only. Implemented in 80-pin and 100-pin devices only.
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Note 1: 2:
DS39762C-page 126
Preliminary
PIC18F97J60 FAMILY
9.3 PIE Registers
The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.
REGISTER 9-7:
R/W-0 PSPIE(1) bit 7 Legend: R = Readable bit -n = Value at POR bit 7
PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0 ADIE R/W-0 RC1IE R/W-0 TX1IE R/W-0 SSP1IE R/W-0 CCP1IE R/W-0 TMR2IE R/W-0 TMR1IE bit 0
PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit(1) 1 = Enabled 0 = Disabled ADIE: A/D Converter Interrupt Enable bit 1 = Enabled 0 = Disabled RC1IE: EUSART1 Receive Interrupt Enable bit 1 = Enabled 0 = Disabled TX1IE: EUSART1 Transmit Interrupt Enable bit 1 = Enabled 0 = Disabled SSP1IE: MSSP1 Interrupt Enable bit 1 = Enabled 0 = Disabled CCP1IE: ECCP1 Interrupt Enable bit 1 = Enabled 0 = Disabled TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enabled 0 = Disabled TMR1IE: TMR1 Overflow Interrupt Enable bit 1 = Enabled 0 = Disabled Implemented in 100-pin devices in Microcontroller mode only.
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Note 1:
Preliminary
DS39762C-page 127
PIC18F97J60 FAMILY
REGISTER 9-8:
R/W-0 OSCFIE bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown

R/W-0 CMIE R/W-0 ETHIE R/W-0 r R/W-0 BCL1IE U-0 R/W-0 TMR3IE R/W-0 CCP2IE bit 0
OSCFIE: Oscillator Fail Interrupt Enable bit 1 = Enabled 0 = Disabled CMIE: Comparator Interrupt Enable bit 1 = Enabled 0 = Disabled ETHIE: Ethernet Module Interrupt Enable bit 1 = Enabled 0 = Disabled Reserved: Maintain as 0 BCL1IE: Bus Collision Interrupt Enable bit (MSSP1 module) 1 = Enabled 0 = Disabled Unimplemented: Read as 0 TMR3IE: TMR3 Overflow Interrupt Enable bit 1 = Enabled 0 = Disabled CCP2IE: ECCP2 Interrupt Enable bit 1 = Enabled 0 = Disabled
bit 6
bit 5
bit 4 bit 3
bit 2 bit 1
bit 0
DS39762C-page 128
Preliminary
PIC18F97J60 FAMILY
REGISTER 9-9:
R/W-0 SSP2IE(1) bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown

R/W-0 BCL2IE(1) R-0 RC2IE(2) R-0 TX2IE(2) R/W-0 TMR4IE R/W-0 CCP5IE R/W-0 CCP4IE R/W-0 CCP3IE bit 0
SSP2IE: MSSP2 Interrupt Enable bit(1) 1 = Enabled 0 = Disabled BCL2IE: Bus Collision Interrupt Enable bit (MSSP2 module)(1) 1 = Enabled 0 = Disabled RC2IE: EUSART2 Receive Interrupt Enable bit(2) 1 = Enabled 0 = Disabled TX2IE: EUSART2 Transmit Interrupt Enable bit(2) 1 = Enabled 0 = Disabled TMR4IE: TMR4 to PR4 Match Interrupt Enable bit 1 = Enabled 0 = Disabled CCP5IE: CCP5 Interrupt Enable bit 1 = Enabled 0 = Disabled CCP4IE: CCP4 Interrupt Enable bit 1 = Enabled 0 = Disabled CCP3IE: ECCP3 Interrupt Enable bit 1 = Enabled 0 = Disabled Implemented in 100-pin devices only. Implemented in 80-pin and 100-pin devices only.
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Note 1: 2:
Preliminary
DS39762C-page 129
PIC18F97J60 FAMILY
9.4 IPR Registers
The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority registers (IPR1, IPR2, IPR3). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.
REGISTER 9-10:
R/W-1 PSPIP(1) bit 7 Legend: R = Readable bit -n = Value at POR bit 7
IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

R/W-1 ADIP R/W-1 RC1IP R/W-1 TX1IP R/W-1 SSP1IP R/W-1 CCP1IP R/W-1 TMR2IP R/W-1 TMR1IP bit 0
PSPIP: Parallel Slave Port Read/Write Interrupt Priority bit(1) 1 = High priority 0 = Low priority ADIP: A/D Converter Interrupt Priority bit 1 = High priority 0 = Low priority RC1IP: EUSART1 Receive Interrupt Priority bit 1 = High priority 0 = Low priority TX1IP: EUSART1 Transmit Interrupt Priority bit 1 = High priority 0 = Low priority
bit 6
bit 5
bit 4
bit 3
SSP1IP: MSSP1 Interrupt Priority bit 1 = High priority 0 = Low priority CCP1IP: ECCP1 Interrupt Priority bit 1 = High priority 0 = Low priority TMR2IP: TMR2 to PR2 Match Interrupt Priority bit 1 = High priority 0 = Low priority TMR1IP: TMR1 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority Implemented in 100-pin devices in Microcontroller mode only.
bit 2
bit 1
bit 0
Note 1:
DS39762C-page 130
Preliminary
PIC18F97J60 FAMILY
REGISTER 9-11:
R/W-1 OSCFIP bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown

R/W-1 CMIP R/W-1 ETHIP R/W-1 r R/W-1 BCL1IP U-0 R/W-1 TMR3IP R/W-1 CCP2IP bit 0
OSCFIP: Oscillator Fail Interrupt Priority bit 1 = High priority 0 = Low priority CMIP: Comparator Interrupt Priority bit 1 = High priority 0 = Low priority ETHIP: Ethernet Module Interrupt Priority bit 1 = High priority 0 = Low priority Reserved: Maintain as 1 BCL1IP: Bus Collision Interrupt Priority bit (MSSP1 module) 1 = High priority 0 = Low priority Unimplemented: Read as 0 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority CCP2IP: ECCP2 Interrupt Priority bit 1 = High priority 0 = Low priority
bit 6
bit 5
bit 4 bit 3
bit 2 bit 1
bit 0
Preliminary
DS39762C-page 131
PIC18F97J60 FAMILY
REGISTER 9-12:
R/W-1 SSP2IP(1) bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown

R/W-1 R/W-1 RC2IP(2) R/W-1 TX2IP(2) R/W-1 TMR4IP R/W-1 CCP5IP R/W-1 CCP4IP R/W-1 CCP3IP bit 0
BCL2IP(1)
SSP2IP: MSSP2 Interrupt Priority bit(1) 1 = High priority 0 = Low priority BCL2IP: Bus Collision Interrupt Priority bit (MSSP2 module)(1) 1 = High priority 0 = Low priority RC2IP: EUSART2 Receive Interrupt Priority bit(2) 1 = High priority 0 = Low priority TX2IP: EUSART2 Transmit Interrupt Priority bit(2) 1 = High priority 0 = Low priority
bit 6
bit 5
bit 4
bit 3
TMR4IE: TMR4 to PR4 Interrupt Priority bit 1 = High priority 0 = Low priority CCP5IP: CCP5 Interrupt Priority bit 1 = High priority 0 = Low priority CCP4IP: CCP4 Interrupt Priority bit 1 = High priority 0 = Low priority CCP3IP: ECCP3 Interrupt Priority bit 1 = High priority 0 = Low priority Implemented in 100-pin devices only. Implemented in 80-pin and 100-pin devices only.
bit 2
bit 1
bit 0
Note 1: 2:
DS39762C-page 132
Preliminary
PIC18F97J60 FAMILY
9.5 RCON Register
The RCON register contains bits used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the bit that enables interrupt priorities (IPEN).
REGISTER 9-13:
R/W-0 IPEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7
RCON: RESET CONTROL REGISTER

U-0 R/W-1 CM R/W-1 RI R-1 TO R-1 PD R/W-0 POR R/W-0 BOR bit 0
IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode) Unimplemented: Read as 0 CM: Configuration Mismatch Flag bit For details of bit operation, see Register 4-1. RI: RESET Instruction Flag bit For details of bit operation, see Register 4-1. TO: Watchdog Timer Time-out Flag bit For details of bit operation, see Register 4-1. PD: Power-Down Detection Flag bit For details of bit operation, see Register 4-1. POR: Power-on Reset Status bit(2) For details of bit operation, see Register 4-1. BOR: Brown-out Reset Status bit For details of bit operation, see Register 4-1.
bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
Preliminary
DS39762C-page 133
PIC18F97J60 FAMILY
9.6 INTx Pin Interrupts 9.7 TMR0 Interrupt
External interrupts on the RB0/INT0/FLT0, RB1/INT1, RB2/INT2 and RB3/INT3 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Flag bit, INTxIF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0, INT1, INT2 and INT3) can wake-up the processor from the power-managed modes if bit INTxIE was set prior to going into the power-managed modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up. Interrupt priority for INT1, INT2 and INT3 is determined by the value contained in the Interrupt Priority bits, INT1IP (INTCON3<6>), INT2IP (INTCON3<7>) and INT3IP (INTCON2<1>). There is no priority bit associated with INT0. It is always a high priority interrupt source. In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 Timer0 Module for further details on the Timer0 module.
9.8
PORTB Interrupt-on-Change
An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).
9.9
Context Saving During Interrupts
During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see Section 5.3 Data Memory Organization), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the users application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.
EXAMPLE 9-1:
SAVING STATUS, WREG AND BSR REGISTERS IN RAM

; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR_TMEP located anywhere
MOVWF W_TEMP MOVFF STATUS, STATUS_TEMP MOVFF BSR, BSR_TEMP ; ; USER ISR CODE ; MOVFF BSR_TEMP, BSR MOVF W_TEMP, W MOVFF STATUS_TEMP, STATUS
; Restore BSR ; Restore WREG ; Restore STATUS
DS39762C-page 134
Preliminary
PIC18F97J60 FAMILY
10.0 I/O PORTS
10.1 I/O Port Pin Capabilities
Depending on the device selected and features enabled, there are up to nine ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin. Each port has three registers for its operation. These registers are: TRIS register (Data Direction register) PORT register (reads the levels on the pins of the device) LAT register (Output Latch register) The Output Latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 10-1. When developing an application, the capabilities of the port pins must be considered. Outputs on some pins have higher output drive strength than others. Similarly, some pins can tolerate higher than VDD input levels.
10.1.1
PIN OUTPUT DRIVE
The output pin drive strengths vary for groups of pins intended to meet the needs for a variety of applications. PORTB and PORTC are designed to drive higher loads, such as LEDs. The external memory interface ports (PORTD, PORTE and PORTJ) are designed to drive medium loads. All other ports are designed for small loads, typically indication only. Table 10-1 summarizes the output capabilities. Refer to Section 27.0 Electrical Characteristics for more details.
TABLE 10-1:
Port PORTA(1) PORTF
(2)
OUTPUT DRIVE LEVELS

Drive Description
FIGURE 10-1:
GENERIC I/O PORT OPERATION
Minimum Intended for indication.
PORTG(2) PORTH(3) PORTD(2) PORTE Medium Sufficient drive levels for external memory interfacing, as well as indication. Suitable for direct LED drive levels.
RD LAT Data Bus WR LAT or PORT
D CK
Q I/O pin
PORTJ(3) PORTB PORTC Note 1: 2:

Input Buffer
High
Data Latch D WR TRIS CK TRIS Latch Q
3:
The exceptions are RA0:RA1, which are capable of directly driving LEDs. Partially implemented on 64-pin and 80-pin devices; fully implemented on 100-pin devices. Unimplemented on 64-pin devices.
RD TRIS
D EN EN
RD PORT
Preliminary
DS39762C-page 135
PIC18F97J60 FAMILY
10.1.2 INPUT PINS AND VOLTAGE CONSIDERATIONS
The voltage tolerance of pins used as device inputs is dependent on the pins input function. Pins that are used as digital only inputs are able to handle DC voltages up to 5.5V, a level typical for digital logic circuits. In contrast, pins that also have analog input functions of any kind can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins are always to be avoided. Table 10-2 summarizes the input capabilities. Refer to Section 27.0 Electrical Characteristics for more details. The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The other PORTA pins are multiplexed with the analog VREF+ and VREF- inputs. The operation of pins RA5:RA0 as A/D converter inputs is selected by clearing or setting the PCFG3:PCFG0 control bits in the ADCON1 register. Note: RA5 and RA3:RA0 are configured as analog inputs on any Reset and are read as 0. RA4 is configured as a digital input.
The RA4/T0CKI pin is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers. The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs. The RA0 and RA1 pins can also be configured as the outputs for the two Ethernet LED indicators. When configured, these two pins are the only pins on PORTA that are capable of high output drive levels. Although the port is only six bits wide, PORTA<7> is implemented as RJPU, the weak pull-up control bit for PORTJ. In a similar fashion, the LATA<7:6> bits are implemented, not as latch bits, but the pull-up control bits, RDPU and REPU, for PORTD and PORTE. Setting these bits enables the pull-ups for the corresponding port. Because their port pins are not used, the TRISA<7:6> bits are not implemented.
TABLE 10-2:
Port or Pin PORTA<5,3:0> PORTF<6:1>(1) PORTH<7:4>(2) PORTA<4> PORTB<7:0> PORTC<7:0> PORTD<7:0>(1) PORTE<7:0> PORTF<7> PORTG<7:0>(1) PORTH<3:0>(2) PORTJ<7:0>(2) Note 1:
INPUT VOLTAGE LEVELS

Tolerated Input VDD Description Only VDD input levels tolerated. Tolerates input levels above VDD, useful for most standard logic.
5.5V
EXAMPLE 10-1:
CLRF ; ; ; LATA ; ; ; 07h ; ADCON1 ; 07h ; CMCON ; 0CFh ; ; ; TRISA ; ; PORTA
INITIALIZING PORTA
Initialize PORTA by clearing output data latches Alternate method to clear output data latches Configure A/D for digital inputs Configure comparators for digital input Value used to initialize data direction Set RA<3:0> as inputs RA<5:4> as outputs
2:
Partially implemented on 64-pin and 80-pin devices; fully implemented on 100-pin devices. Unavailable on 64-pin devices.
CLRF
10.2
PORTA, TRISA and LATA Registers
PORTA is a 6-bit wide, bidirectional port; it is fully implemented on all devices. The corresponding Data Direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch. The Output Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.
MOVLW MOVWF MOVWF MOVWF MOVLW
MOVWF
DS39762C-page 136
Preliminary
PIC18F97J60 FAMILY
TABLE 10-3:
Pin Name RA0/LEDA/AN0
PORTA FUNCTIONS
Function RA0 LEDA AN0 TRIS Setting 0 1 0 1 0 1 LEDB AN1 0 1 0 1 AN2 VREF1 1 0 1 AN3 VREF+ 1 1 0 1 T0CKI x 0 1 AN4 1 I/O O I O I O I O I O I I I O I I I O I I O I I I/O Type DIG TTL DIG ANA DIG TTL DIG ANA DIG TTL ANA ANA DIG TTL ANA ANA DIG ST ST DIG TTL ANA Description LATA<0> data output; not affected by analog input. PORTA<0> data input; disabled when analog input enabled. Ethernet LEDA output; takes priority over digital data. A/D input channel 0. Default input configuration on POR; does not affect digital output. LATA<1> data output; not affected by analog input. PORTA<1> data input; disabled when analog input enabled. Ethernet LEDB output; takes priority over digital data. A/D input channel 1. Default input configuration on POR; does not affect digital output. LATA<2> data output; not affected by analog input. Disabled when CVREF output enabled. PORTA<2> data input. Disabled when analog functions enabled; disabled when CVREF output enabled. A/D input channel 2 and comparator C2+ input. Default input configuration on POR; not affected by analog output. A/D and comparator low reference voltage input. LATA<3> data output; not affected by analog input. PORTA<3> data input; disabled when analog input enabled. A/D input channel 3. Default input configuration on POR. A/D high reference voltage input. LATA<4> data output. PORTA<4> data input; default configuration on POR. Timer0 clock input. LATA<5> data output; not affected by analog input. PORTA<5> data input; disabled when analog input enabled. A/D input channel 4. Default configuration on POR.
RA1/LEDB/AN1
RA1
RA2/AN2/VREF-
RA2
RA3/AN3/VREF+
RA3
RA4/T0CKI
RA4
RA5/AN4
RA5
Legend:
O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Dont care (TRIS bit does not affect port direction or is overridden for this option).
TABLE 10-4:
Name PORTA LATA TRISA ADCON1
SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Bit 7 RJPU(1) RDPU Bit 6 REPU Bit 5 RA5 LATA5 TRISA5 VCFG1 Bit 4 RA4 LATA4 TRISA4 VCFG0 Bit 3 RA3 LATA3 TRISA3 PCFG3 Bit 2 RA2 LATA2 TRISA2 PCFG2 Bit 1 RA1 LATA1 TRISA1 PCFG1 Bit 0 RA0 LATA0 TRISA0 PCFG0 Reset Values on Page: 62 62 61 60
Legend: = unimplemented, read as 0. Shaded cells are not used by PORTA. Note 1: Implemented in 80-pin and 100-pin devices only.
Preliminary
DS39762C-page 137
PIC18F97J60 FAMILY
10.3 PORTB, TRISB and LATB Registers
Four of the PORTB pins (RB7:RB4) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The mismatch outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>). This interrupt can wake the device from power-managed modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner: a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). This will end the mismatch condition. Clear flag bit, RBIF.
PORTB is an 8-bit wide, bidirectional port; it is fully implemented on all devices. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTB are digital only and tolerate voltages up to 5.5V. The Output Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.
b)
EXAMPLE 10-2:
CLRF PORTB ; ; ; ; ; ; ; ; ; ; ; ;
INITIALIZING PORTB
Initialize PORTB by clearing output data latches Alternate method to clear output data latches Value used to initialize data direction Set RB<3:0> as inputs RB<5:4> as outputs RB<7:6> as inputs
A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared. The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature. For 100-pin devices operating in Extended Microcontroller mode, RB3 can be configured as the alternate peripheral pin for the ECCP2 module and Enhanced PWM output 2A by clearing the CCP2MX Configuration bit. If the devices are in Microcontroller mode, the alternate assignment for ECCP2 is RE7. As with other ECCP2 configurations, the user must ensure that the TRISB<3> bit is set appropriately for the intended operation.
CLRF
LATB
MOVLW
0CFh
MOVWF
TRISB
Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all of the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all Resets.
DS39762C-page 138
Preliminary
PIC18F97J60 FAMILY
TABLE 10-5:
Pin Name RB0/INT0/FLT0
PORTB FUNCTIONS
Function RB0 INT0 FLT0 TRIS Setting 0 1 1 1 0 1 INT1 1 0 1 INT2 1 0 1 INT3 ECCP2(1) P2A(1) 1 0 1 0 0 1 KBI0 1 0 1 KBI1 1 0 1 KBI2 PGC 1 x 0 1 KBI3 PGD 1 x x I/O O I I I O I I O I I O I I O I O O I I O I I O I I I O I I O I I/O Type DIG TTL ST ST DIG TTL ST DIG TTL ST DIG TTL ST DIG ST DIG DIG TTL TTL DIG TTL TTL DIG TTL TTL ST DIG TTL TTL DIG ST LATB<0> data output. PORTB<0> data input; weak pull-up when RBPU bit is cleared. External interrupt 0 input. Enhanced PWM Fault input (ECCP1 module); enabled in software. LATB<1> data output. PORTB<1> data input; weak pull-up when RBPU bit is cleared. External interrupt 1 input. LATB<2> data output. PORTB<2> data input; weak pull-up when RBPU bit is cleared. External interrupt 2 input. LATB<3> data output. PORTB<3> data input; weak pull-up when RBPU bit is cleared. External interrupt 3 input. ECCP2 compare output and PWM output; takes priority over port data. ECCP2 capture input. ECCP2 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. LATB<4> data output. PORTB<4> data input; weak pull-up when RBPU bit is cleared. Interrupt-on-pin change. LATB<5> data output. PORTB<5> data input; weak pull-up when RBPU bit is cleared. Interrupt-on-pin change. LATB<6> data output. PORTB<6> data input; weak pull-up when RBPU bit is cleared. Interrupt-on-pin change. Serial execution (ICSP) clock input for ICSP and ICD operation.(2) LATB<7> data output. PORTB<7> data input; weak pull-up when RBPU bit is cleared. Interrupt-on-pin change. Serial execution data output for ICSP and ICD operation.(2) Serial execution data input for ICSP and ICD operation.(2) Description
RB1/INT1
RB1
RB2/INT2
RB2
RB3/INT3/ ECCP2/P2A
RB3
RB4/KBI0
RB4
RB5/KBI1
RB5
RB6/KBI2/PGC
RB6
RB7/KBI3/PGD
RB7
Legend: Note 1: 2:
O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Dont care (TRIS bit does not affect port direction or is overridden for this option). Alternate assignment for ECCP2/P2A when the CCP2MX Configuration bit is cleared (100-pin devices in Extended Microcontroller mode). Default assignment is RC1. All other pin functions are disabled when ICSP or ICD is enabled.
Preliminary
DS39762C-page 139
PIC18F97J60 FAMILY
TABLE 10-6:
Name PORTB LATB TRISB INTCON INTCON2 INTCON3
SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Bit 7 RB7 LATB7 TRISB7 RBPU INT2IP Bit 6 RB6 LATB6 TRISB6 Bit 5 RB5 LATB5 TRISB5 TMR0IE INT3IE Bit 4 RB4 LATB4 TRISB4 INT0IE INT2IE Bit 3 RB3 LATB3 TRISB3 RBIE INT1IE Bit 2 RB2 LATB2 TRISB2 TMR0IF INT3IF Bit 1 RB1 LATB1 TRISB1 INT0IF INT3IP INT2IF Bit 0 RB0 LATB0 TRISB0 RBIF RBIP INT1IF Reset Values on Page: 62 62 61 59 59 59
GIE/GIEH PEIE/GIEL INT1IP
INTEDG0 INTEDG1 INTEDG2 INTEDG3 TMR0IP
Legend: Shaded cells are not used by PORTB.
DS39762C-page 140
Preliminary
PIC18F97J60 FAMILY
10.4 PORTC, TRISC and LATC Registers
Note: These pins are configured as digital inputs on any device Reset.
PORTC is an 8-bit wide, bidirectional port; it is fully implemented on all devices. The corresponding Data Direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin). Only PORTC pins, RC2 through RC7, are digital only pins and can tolerate input voltages up to 5.5V. The Output Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC. PORTC is multiplexed with several peripheral functions (Table 10-7). The pins have Schmitt Trigger input buffers. RC1 is normally configured by Configuration bit, CCP2MX, as the default peripheral pin for the ECCP2 module and Enhanced PWM output P2A (default state, CCP2MX = 1). When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.
The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.
EXAMPLE 10-3:
CLRF PORTC ; ; ; ; ; ; ; ; ; ; ; ;
INITIALIZING PORTC
Initialize PORTC by clearing output data latches Alternate method to clear output data latches Value used to initialize data direction Set RC<3:0> as inputs RC<5:4> as outputs RC<7:6> as inputs
CLRF
LATC
MOVLW
0CFh
MOVWF
TRISC
Preliminary
DS39762C-page 141
PIC18F97J60 FAMILY
TABLE 10-7:
Pin Name RC0/T1OSO/ T13CKI
PORTC FUNCTIONS
Function RC0 T1OSO T13CKI TRIS Setting 0 1 x 1 0 1 T1OSI ECCP2(1) P2A
(1)
I/O O I O I O I I O I O O I O I O O I O I O I O I I O I O I O O I O O I O I I O I
I/O Type DIG ST ANA ST DIG ST ANA DIG ST DIG DIG ST DIG ST DIG DIG ST DIG ST DIG ST DIG ST ST DIG ST DIG ST DIG DIG ST DIG DIG ST DIG ST ST DIG ST LATC<0> data output. PORTC<0> data input.
Description
Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O. Timer1/Timer3 counter input. LATC<1> data output. PORTC<1> data input. Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O. ECCP2 compare output and PWM output; takes priority over port data. ECCP2 capture input. ECCP2 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. LATC<2> data output. PORTC<2> data input. ECCP1 compare output and PWM output; takes priority over port data. ECCP1 capture input. ECCP1 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. LATC<3> data output. PORTC<3> data input. SPI clock output (MSSP1 module); takes priority over port data. SPI clock input (MSSP1 module). I2C clock output (MSSP1 module); takes priority over port data. I2C clock input (MSSP1 module); input type depends on module setting. LATC<4> data output. PORTC<4> data input. SPI data input (MSSP1 module). I2C data output (MSSP1 module); takes priority over port data. I2C data input (MSSP1 module); input type depends on module setting. LATC<5> data output. PORTC<5> data input. SPI data output (MSSP1 module); takes priority over port data. LATC<6> data output. PORTC<6> data input. Synchronous serial data output (EUSART1 module); takes priority over port data. Synchronous serial data input (EUSART1 module). User must configure as an input. Synchronous serial clock input (EUSART1 module). LATC<7> data output. PORTC<7> data input. Asynchronous serial receive data input (EUSART1 module). Synchronous serial data output (EUSART1 module); takes priority over port data. Synchronous serial data input (EUSART1 module). User must configure as an input.
RC1/T1OSI/ ECCP2/P2A
RC1
x 0 1 0 0 1 0 1 0 0 1 0 1 0 1 0 1 1 1 1 0 1 0 0 1 1 1 1
RC2/ECCP1/ P1A
RC2 ECCP1 P1A
RC3/SCK1/ SCL1
RC3 SCK1 SCL1
RC4/SDI1/ SDA1
RC4 SDI1 SDA1
RC5/SDO1
RC5 SDO1
RC6/TX1/CK1
RC6 TX1 CK1
RC7/RX1/DT1
RC7 RX1 DT1
0 1 1 1 1
Legend: Note 1:
O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, x = Dont care (TRIS bit does not affect port direction or is overridden for this option). Default assignment for ECCP2/P2A when CCP2MX Configuration bit is set.
DS39762C-page 142
Preliminary
PIC18F97J60 FAMILY
TABLE 10-8:
Name PORTC LATC TRISC
SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Bit 7 RC7 LATC7 TRISC7 Bit 6 RC6 LATC6 TRISC6 Bit 5 RC5 LATC5 TRISC5 Bit 4 RC4 LATC4 TRISC4 Bit 3 RC3 LATC3 TRISC3 Bit 2 RC2 LATC2 TRISC2 Bit 1 RC1 LATC1 TRISC1 Bit 0 RC0 LATC0 TRISC0 Reset Values on Page: 62 62 61
Preliminary
DS39762C-page 143
PIC18F97J60 FAMILY
10.5 PORTD, TRISD and LATD Registers
Each of the PORTD pins has a weak internal pull-up. A single control bit can turn on all of the pull-ups. This is performed by setting the RDPU bit (LATA<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets. On 100-pin devices, PORTD can also be configured to function as an 8-bit wide, parallel microprocessor port by setting the PSPMODE control bit (PSPCON<4>). In this mode, parallel port data takes priority over other digital I/O (but not the external memory interface). When the parallel port is active, the input buffers are TTL. For more information, refer to Section 10.11 Parallel Slave Port.
PORTD is implemented as a bidirectional port in two ways: 64-pin and 80-pin devices: 3 bits (RD<2:0>) 100-pin devices: 8 bits (RD<7:0>) The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTD are digital only and tolerate voltages up to 5.5V. The Output Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD. All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. Note: These pins are configured as digital inputs on any device Reset.
EXAMPLE 10-4:
CLRF PORTD ; ; ; ; ; ; ; ; ; ; ; ;
INITIALIZING PORTD
Initialize PORTD by clearing output data latches Alternate method to clear output data latches Value used to initialize data direction Set RD<3:0> as inputs RD<5:4> as outputs RD<7:6> as inputs
CLRF
LATD
MOVLW
0CFh
MOVWF
TRISD
On 100-pin devices, PORTD is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled by setting the EBDIS bit (MEMCON<7>). When the interface is enabled, PORTD is the low-order byte of the multiplexed address/data bus (AD7:AD0). The TRISD bits are also overridden.
DS39762C-page 144
Preliminary
PIC18F97J60 FAMILY
TABLE 10-9:
Pin Name RD0/AD0/PSP0 (RD0/P1B)
PORTD FUNCTIONS
Function RD0 AD0(1) PSP0(1) P1B(3) TRIS Setting 0 1 x x x x 0 I/O O I O I O I O I/O Type DIG ST DIG TTL DIG TTL DIG LATD<0> data output. PORTD<0> data input; weak pull-up when RDPU bit is set. External memory interface, address/data bit 0 output.(2) External memory interface, data bit 0 input.(2) PSP read output data (LATD<0>); takes priority over port data. PSP write data input. ECCP1 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATD<1> data output. PORTD<1> data input; weak pull-up when RDPU bit is set. External memory interface, address/data bit 1 output.(2) External memory interface, data bit 1 input.(2) PSP read output data (LATD<1>); takes priority over port data. PSP write data input. ECCP3 compare and PWM output; takes priority over port data. ECCP3 capture input. ECCP3 Enhanced PWM output, channel A; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATD<2> data output. PORTD<2> data input; weak pull-up when RDPU bit is set. External memory interface, address/data bit 2 output.(2) External memory interface, data bit 2 input.(2) PSP read output data (LATD<2>); takes priority over port data. PSP write data input. CCP4 compare output and PWM output; takes priority over port data. CCP4 capture input. ECCP3 Enhanced PWM output, channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATD<3> data output. PORTD<3> data input; weak pull-up when RDPU bit is set. External memory interface, address/data bit 3 output.(2) External memory interface, data bit 3 input.(2) PSP read output data (LATD<3>); takes priority over port data. PSP write data input. LATD<4> data output. PORTD<4> data input; weak pull-up when RDPU bit is set. External memory interface, address/data bit 4 output.(2) External memory interface, data bit 4 input.(2) PSP read output data (LATD<4>); takes priority over port data. PSP write data input. SPI data output (MSSP2 module); takes priority over port data. Description
RD1/AD1/PSP1 (RD1/ECCP3/ P3A)
RD1 AD1(1) PSP1

(1)
0 1 x x x x 0 1 0
O I O I O I O I O
DIG ST DIG TTL DIG TTL DIG ST DIG
ECCP3(3) P3A(3)
RD2/AD2/PSP2 (RD2/CCP4/ P3D)
RD2 AD2(1) PSP2(1) CCP4(3) P3D(3)
0 1 x x x x 0 1 0
O I O I O I O I O
DIG ST DIG TTL DIG TTL DIG ST DIG
RD3/AD3/ PSP3(1)
RD3(1) AD3(1) PSP3(1)
0 1 x x x x 0 1 x x x x 0
O I O I O I O I O I O I O
DIG ST DIG TTL DIG TTL DIG ST DIG TTL DIG TTL DIG
RD4/AD4/ PSP4/SDO2(1)
RD4(1) AD4(1) PSP4

(1)
SDO2(1) Legend: Note 1: 2: 3:
O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Dont care (TRIS bit does not affect port direction or is overridden for this option). These features or port pins are implemented only on 100-pin devices. External memory interface I/O takes priority over all other digital and PSP I/O. These features are implemented on this pin only on 64-pin devices; for all other devices, they are multiplexed with RE6/RH7 (P1B), RG0 (ECCP3/P3A) or RG3 (CCP4/P3D).
Preliminary
DS39762C-page 145
PIC18F97J60 FAMILY
TABLE 10-9:
Pin Name RD5/AD5/ PSP5/SDI2/ SDA2(1)
PORTD FUNCTIONS (CONTINUED)

Function RD5(1) AD5(1) PSP5(1) SDI2(1) SDA2(1) TRIS Setting 0 1 x x x x 1 1 1 I/O O I O I O I I O I O I O I O I O I O I O I O I O I I I/O Type DIG ST DIG TTL DIG TTL ST DIG ST DIG ST DIG-3 TTL DIG TTL DIG ST DIG ST DIG ST DIG TTL DIG TTL TTL LATD<5> data output. PORTD<5> data input; weak pull-up when RDPU bit is set. External memory interface, address/data bit 5 output.(2) External memory interface, data bit 5 input.(2) PSP read output data (LATD<5>); takes priority over port data. PSP write data input. SPI data input (MSSP2 module). I2C data output (MSSP2 module); takes priority over port data. I2C data input (MSSP2 module); input type depends on module setting. LATD<6> data output. PORTD<6> data input; weak pull-up when RDPU bit is set. External memory interface, address/data bit 6 output.(2) External memory interface, data bit 6 input.(2) PSP read output data (LATD<6>); takes priority over port data. PSP write data input. SPI clock output (MSSP2 module); takes priority over port data. SPI clock input (MSSP2 module). I2C clock output (MSSP2 module); takes priority over port data. I2C clock input (MSSP2 module); input type depends on module setting. LATD<7> data output. PORTD<7> data input; weak pull-up when RDPU bit is set. External memory interface, address/data bit 7 output.(2) External memory interface, data bit 7 input.(2) PSP read output data (LATD<7>); takes priority over port data. PSP write data input. Slave select input for MSSP2 module. Description
RD6/AD6/ PSP6/SCK2/ SCL2(1)
RD6(1) AD6(1) PSP6

(1)
0 1 x x x x 0 1 0 1
SCK2(1) SCL2(1)
RD7/AD7/ PSP7/SS2(1)
RD7(1) AD7(1) PSP7

(1)
0 1 x x x x x
SS2(1) Legend: Note 1: 2: 3:
O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Dont care (TRIS bit does not affect port direction or is overridden for this option). These features or port pins are implemented only on 100-pin devices. External memory interface I/O takes priority over all other digital and PSP I/O. These features are implemented on this pin only on 64-pin devices; for all other devices, they are multiplexed with RE6/RH7 (P1B), RG0 (ECCP3/P3A) or RG3 (CCP4/P3D).
TABLE 10-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name PORTD LATD TRISD LATA Bit 7 RD7(1) LATD7
(1)
Bit 6 RD6(1) LATD6(1) TRISD6(1) REPU
Bit 5 RD5(1) LATD5(1) TRISD5(1) LATA5
Bit 2 RD2 LATD2 TRISD2 LATA2
Reset Values on Page: 62 62 61 62
TRISD7(1) RDPU
Legend: Shaded cells are not used by PORTD. Note 1: Unimplemented on 64-pin and 80-pin devices; read as 0.
DS39762C-page 146
Preliminary
PIC18F97J60 FAMILY
10.6 PORTE, TRISE and LATE Registers
PORTE is also multiplexed with Enhanced PWM outputs B and C for ECCP1 and ECCP3 and outputs B, C and D for ECCP2. For 80-pin and 100-pin devices, their default assignments are on PORTE<6:0>. For 64-pin devices, their default assignments are on PORTE<5:0> and PORTD<0>. On 80-pin and 100-pin devices, the multiplexing for the outputs of ECCP1 and ECCP3 is controlled by the ECCPMX Configuration bit. Clearing this bit reassigns the P1B/P1C and P3B/P3C outputs to PORTH. For 80-pin and 100-pin devices operating in Microcontroller mode, pin RE7 can be configured as the alternate peripheral pin for the ECCP2 module and Enhanced PWM output 2A. This is done by clearing the CCP2MX Configuration bit. When the Parallel Slave Port is active on PORTD, three of the PORTE pins (RE0, RE1 and RE2) are configured as digital control inputs for the port. The control functions are summarized in Table 10-11. The reconfiguration occurs automatically when the PSPMODE control bit (PSPCON<4>) is set. Users must still make certain the corresponding TRISE bits are set to configure these pins as digital inputs.
PORTE is implemented as a bidirectional port in two different ways: 64-pin devices: 6 bits wide (RE<5:0>) 80-pin and 100-pin devices: 8 bits wide (RE<7:0>) The corresponding Data Direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTE are digital only and tolerate voltages up to 5.5V. The Output Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register read and write the latched output value for PORTE. All pins on PORTE are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. Note: These pins are configured as digital inputs on any device Reset.
EXAMPLE 10-5:
CLRF CLRF MOVLW MOVWF PORTE LATE 03h TRISE ; ; ; ; ; ; ; ; ; ; ;
INITIALIZING PORTE
Initialize PORTE by clearing output data latches Alternate method to clear output data latches Value used to initialize data direction Set RE<1:0> as inputs RE<7:2> as outputs
On 100-pin devices, PORTE is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled by setting the EBDIS bit (MEMCON<7>). When the interface is enabled, PORTE is the high-order byte of the multiplexed address/data bus (AD15:AD8). The TRISE bits are also overridden. Each of the PORTE pins has a weak internal pull-up. A single control bit can turn on all of the pull-ups. This is performed by setting bit REPU (LATA<6>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets.
Preliminary
DS39762C-page 147
PIC18F97J60 FAMILY
TABLE 10-11:
Pin Name RE0/AD8/RD/ P2D
PORTE FUNCTIONS
Function RE0 AD8(1) RD
(6)
TRIS Setting 0 1 x x 1 0
I/O O I O I I O
I/O Type DIG ST DIG TTL TTL DIG LATE<0> data output.
Description
PORTE<0> data input; weak pull-up when REPU bit is set. External memory interface, address/data bit 8 output.(2) External memory interface, data bit 8 input.(2) Parallel Slave Port read enable control input. ECCP2 Enhanced PWM output, channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATE<1> data output. PORTE<1> data input; weak pull-up when REPU bit is set. External memory interface, address/data bit 9 output.(2) External memory interface, data bit 9 input.(2) Parallel Slave Port write enable control input. ECCP2 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATE<2> data output. PORTE<2> data input; weak pull-up when REPU bit is set. External memory interface, address/data bit 10 output.(2) External memory interface, data bit 10 input.(2) Parallel Slave Port chip select control input. ECCP2 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATE<3> data output. PORTE<3> data input; weak pull-up when REPU bit is set. External memory interface, address/data bit 11 output.(2) External memory interface, data bit 11 input.(2) ECCP3 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATE<4> data output. PORTE<4> data input; weak pull-up when REPU bit is set. External memory interface, address/data bit 12 output.(2) External memory interface, data bit 12 input.(2) ECCP3 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
P2D
RE1/AD9/WR/ P2C
RE1 AD9(1) WR(6) P2C
0 1 x x 1 0
O I O I I O
DIG ST DIG TTL TTL DIG
RE2/AD10/CS/ P2B
RE2 AD10(1) CS
(6)
0 1 x x 1 0
O I O I I O
DIG ST DIG TTL TTL DIG
P2B
RE3/AD11/ P3C
RE3 AD11(1) P3C(3)
0 1 x x 0
O I O I O
DIG ST DIG TTL DIG
RE4/AD12/ P3B
RE4 AD12(1) P3B

(3)
0 1 x x 0
O I O I O
DIG ST DIG TTL DIG
Legend: Note 1: 2: 3: 4: 5: 6:
O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Dont care (TRIS bit does not affect port direction or is overridden for this option). EMB functions implemented on 100-pin devices only. External memory interface I/O takes priority over all other digital and PSP I/O. Default assignments for P1B/P1C and P3B/P3C when ECCPMX Configuration bit is set (80-pin and 100-pin devices). Unimplemented on 64-pin devices. Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (80-pin and 100-pin devices in Microcontroller mode). Unimplemented on 64-pin and 80-pin devices.
DS39762C-page 148
Preliminary
PIC18F97J60 FAMILY
TABLE 10-11:
Pin Name RE5/AD13/ P1C
PORTE FUNCTIONS (CONTINUED)

Function RE5 AD13(1) P1C(3) TRIS Setting 0 1 x x 0 I/O O I O I O I/O Type DIG ST DIG TTL DIG LATE<5> data output. PORTE<5> data input; weak pull-up when REPU bit is set. External memory interface, address/data bit 13 output.(2) External memory interface, data bit 13 input.(2) ECCP1 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATE<6> data output. PORTE<6> data input; weak pull-up when REPU bit is set. External memory interface, address/data bit 14 output.(2) External memory interface, data bit 14 input.(2) ECCP1 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATE<7> data output. PORTE<7> data input; weak pull-up when REPU bit is set. External memory interface, address/data bit 15 output.(2) External memory interface, data bit 15 input.(2) ECCP2 compare output and PWM output; takes priority over port data. ECCP2 capture input. ECCP2 Enhanced PWM output, channel A; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. Description
RE6/AD14/ P1B(4)
RE6 AD14(1) P1B

(3)
0 1 x x 0
O I O I O
DIG ST DIG TTL DIG
RE7/AD15/ ECCP2/P2A(4)
RE7 AD15(1) ECCP2

(5)
0 1 x x 0 1
O I O I O I O
DIG ST DIG TTL DIG ST DIG
P2A(5)
Legend: Note 1: 2: 3: 4: 5: 6:
O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Dont care (TRIS bit does not affect port direction or is overridden for this option). EMB functions implemented on 100-pin devices only. External memory interface I/O takes priority over all other digital and PSP I/O. Default assignments for P1B/P1C and P3B/P3C when ECCPMX Configuration bit is set (80-pin and 100-pin devices). Unimplemented on 64-pin devices. Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (80-pin and 100-pin devices in Microcontroller mode). Unimplemented on 64-pin and 80-pin devices.
TABLE 10-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name PORTE LATE TRISE LATA Bit 7 RE7(1) LATE7
(1)
Bit 6 RE6(1) LATE6(1) TRISE6(1) REPU
Bit 5 RE5 LATE5 TRISE5 LATA5
TRISE7(1) RDPU
Legend: = unimplemented, read as 0. Shaded cells are not used by PORTE. Note 1: Unimplemented on 64-pin devices; read as 0.
Preliminary
DS39762C-page 149
PIC18F97J60 FAMILY
10.7 PORTF, LATF and TRISF Registers
PORTF is implemented as a bidirectional port in two different ways: 64-pin and 80-pin devices: 7 bits wide (RF<7:1>) 100-pin devices: 8 bits wide (RF<7:0>) The corresponding Data Direction register is TRISF. Setting a TRISF bit (= 1) will make the corresponding PORTF pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISF bit (= 0) will make the corresponding PORTF pin an output (i.e., put the contents of the output latch on the selected pin). Only pin 7 of PORTF has no analog input; it is the only pin that can tolerate voltages up to 5.5V. The Output Latch register (LATF) is also memory mapped. Read-modify-write operations on the LATF register read and write the latched output value for PORTF. All pins on PORTF are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. PORTF is multiplexed with several analog peripheral functions, including the A/D converter and comparator inputs, as well as the comparator outputs. Pins RF1 through RF6 may be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RF6:RF1 as digital inputs, it is also necessary to turn off the comparators. Note 1: On device Resets, pins RF6:RF1 are configured as analog inputs and are read as 0. 2: To configure PORTF as digital I/O, turn off comparators and set ADCON1 value.
EXAMPLE 10-6:
CLRF ; ; ; LATF ; ; ; 07h ; CMCON ; 0Fh ; ADCON1 ; 0CEh ; ; ; TRISF ; ; ; PORTF
INITIALIZING PORTF
Initialize PORTF by clearing output data latches Alternate method to clear output data latches Turn off comparators Set PORTF as digital I/O Value used to initialize data direction Set RF3:RF1 as inputs RF5:RF4 as outputs RF7:RF6 as inputs
CLRF
MOVLW MOVWF MOVLW MOVWF MOVLW
MOVWF
DS39762C-page 150
Preliminary
PIC18F97J60 FAMILY
TABLE 10-13: PORTF FUNCTIONS
Pin Name RF0/AN5(1) Function RF0(1) AN5(1) RF1/AN6/ C2OUT RF1 AN6 C2OUT RF2/AN7/ C1OUT RF2 AN7 C1OUT RF3/AN8 RF3 AN8 RF4/AN9 RF4 AN9 RF5/AN10/ CVREF RF5 TRIS Setting 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 AN10 CVREF RF6/AN11 RF6 AN11 RF7/SS1 RF7 SS1 Legend: Note 1: 1 x 0 1 1 0 1 1 I/O O I I O I I O O I I O O I I O I I O I I O O I I O I I I/O Type DIG ST ANA DIG ST ANA DIG DIG ST ANA TTL DIG ST ANA DIG ST ANA DIG ST ANA ANA DIG ST ANA DIG ST TTL Description LATF<0> data output; not affected by analog input. PORTF<0> data input; disabled when analog input enabled. A/D input channel 5. Default configuration on POR. LATF<1> data output; not affected by analog input. PORTF<1> data input; disabled when analog input enabled. A/D input channel 6. Default configuration on POR. Comparator 2 output; takes priority over port data. LATF<2> data output; not affected by analog input. PORTF<2> data input; disabled when analog input enabled. A/D input channel 7. Default configuration on POR. Comparator 1 output; takes priority over port data. LATF<3> data output; not affected by analog input. PORTF<3> data input; disabled when analog input enabled. A/D input channel 8 and comparator C2+ input. Default input configuration on POR; not affected by analog output. LATF<4> data output; not affected by analog input. PORTF<4> data input; disabled when analog input enabled. A/D input channel 9 and comparator C2- input. Default input configuration on POR; does not affect digital output. LATF<5> data output; not affected by analog input. Disabled when CVREF output enabled. PORTF<5> data input; disabled when analog input enabled. Disabled when CVREF output enabled. A/D input channel 10 and comparator C1+ input. Default input configuration on POR. Comparator voltage reference output. Enabling this feature disables digital I/O. LATF<6> data output; not affected by analog input. PORTF<6> data input; disabled when analog input enabled. A/D input channel 11 and comparator C1- input. Default input configuration on POR; does not affect digital output. LATF<7> data output. PORTF<7> data input. Slave select input for MSSP1 module.
O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Dont care (TRIS bit does not affect port direction or is overridden for this option). Implemented on 100-pin devices only.
TABLE 10-14: SUMMARY OF REGISTERS ASSOCIATED WITH PORTF

Name PORTF LATF TRISF ADCON1 CMCON CVRCON Bit 7 RF7 LATF7 TRISF7 C2OUT CVREN Bit 6 RF6 LATF6 TRISF6 C1OUT CVROE Bit 5 RF5 LATF5 TRISF5 VCFG1 C2INV CVRR Bit 4 RF4 LATF4 TRISF4 VCFG0 C1INV CVRSS Bit 3 RF3 LATF3 TRISF3 PCFG3 CIS CVR3 Bit 2 RF2 LATF2 TRISF2 PCFG2 CM2 CVR2 Bit 1 RF1 LATF1 TRISF1 PCFG1 CM1 CVR1 Bit 0 RF0(1) LATF0(1) TRISF0 CM0 CVR0
(1)
Reset Values on Page: 62 62 61 60 60 60
PCFG0
Legend: = unimplemented, read as 0. Shaded cells are not used by PORTF. Note 1: Implemented on 100-pin devices only.
Preliminary
DS39762C-page 151
PIC18F97J60 FAMILY
10.8 PORTG, TRISG and LATG Registers
When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides.
Depending on the particular device, PORTG is implemented as a bidirectional port in one of three ways: 64-pin devices: 1 bit wide (RG<4>) 80-pin devices: 5 bits wide (RG<4:0>) 100-pin devices: 8 bits wide (RG<7:0>) The corresponding Data Direction register is TRISG. Setting a TRISG bit (= 1) will make the corresponding PORTG pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISG bit (= 0) will make the corresponding PORTG pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTG are digital only and tolerate voltages up to 5.5V. The Output Latch register (LATG) is also memory mapped. Read-modify-write operations on the LATG register read and write the latched output value for PORTG. PORTG is multiplexed with EUSART2 functions on 80-pin and 100-pin devices (Table 10-15). PORTG pins have Schmitt Trigger input buffers.
EXAMPLE 10-7:
CLRF PORTG ; ; ; ; ; ; ; ; ; ; ; ;
INITIALIZING PORTG
Initialize PORTG by clearing output data latches Alternate method to clear output data latches Value used to initialize data direction Set RG1:RG0 as outputs RG2 as input RG4:RG3 as inputs
CLRF
LATG
MOVLW
04h
MOVWF
TRISG
DS39762C-page 152
Preliminary
PIC18F97J60 FAMILY
TABLE 10-15: PORTG FUNCTIONS
Pin Name RG0/ECCP3/ P3A(1) Function RG0(1) ECCP3(1) P3A
(1)
TRIS Setting 0 1 0 1 0
I/O O I O I O
I/O Type DIG ST DIG ST DIG LATG<0> data output. PORTG<0> data input.
Description
ECCP3 compare and PWM output; takes priority over port data. ECCP3 capture input. ECCP3 Enhanced PWM output, channel A; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATG<1> data output. PORTG<1> data input. Synchronous serial data output (EUSART2 module); takes priority over port data. Synchronous serial data input (EUSART2 module). User must configure as an input. Synchronous serial clock input (EUSART2 module). LATG<2> data output. PORTG<2> data input. Asynchronous serial receive data input (EUSART2 module). Synchronous serial data output (EUSART2 module); takes priority over port data. Synchronous serial data input (EUSART2 module). User must configure as an input. LATG<3> data output. PORTG<3> data input. CCP4 compare output and PWM output; takes priority over port data. CCP4 capture input. ECCP3 Enhanced PWM output, channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATG<4> data output. PORTG<4> data input. CCP5 compare output and PWM output; takes priority over port data. CCP5 capture input. ECCP1 Enhanced PWM output, channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATG<0> data output. PORTG<0> data input. LATG<0> data output. PORTG<0> data input. LATG<0> data output. PORTG<0> data input.
RG1/TX2/ CK2(1)
RG1(1) TX2(1) CK2(1)
0 1 1 1 1
O I O O I O I I O I O I O I O
DIG ST DIG DIG ST DIG ST ST DIG ST DIG ST DIG ST DIG
RG2/RX2/ DT2(1)
RG2(1) RX2
(1)
0 1 1 1 1
DT2(1)
RG3/CCP4/ P3D(1)
RG3(1) CCP4(1) P3D(1)
0 1 0 1 0
RG4/CCP5/ P1D
RG4 CCP5 P1D
0 1 0 1 0
O I O I O
DIG ST DIG ST DIG
RG5(2) RG6(2) RG7(2) Legend: Note 1: 2:
RG5(2) RG6(2) RG7(2)
0 1 0 1 0 1
O I O I O I
DIG ST DIG ST DIG ST
O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, x = Dont care (TRIS bit does not affect port direction or is overridden for this option). Implemented on 80-pin and 100-pin devices only. Implemented on 100-pin devices only.
Preliminary
DS39762C-page 153
PIC18F97J60 FAMILY
TABLE 10-16: SUMMARY OF REGISTERS ASSOCIATED WITH PORTG
Name PORTG LATG TRISG Note 1: 2: Bit 7 RG7(1) LATG7
(1)
Bit 6 RG6(1) LATG6(1) TRISG6

(1)

(1)
Bit 4 RG4 LATG4 TRISG4

(2)

(2)

(2)

(2)
Reset Values on Page: 62 62 61
TRISG7(1)
Implemented on 100-pin devices only. Implemented on 80-pin and 100-pin devices only.
DS39762C-page 154
Preliminary
PIC18F97J60 FAMILY
10.9
Note:
PORTH, LATH and TRISH Registers

PORTH is available only on 80-pin and 100-pin devices.
When the external memory interface is enabled, four of the PORTH pins function as the high-order address lines for the interface. The address output from the interface takes priority over other digital I/O. The corresponding TRISH bits are also overridden. PORTH pins, RH4 through RH7, are multiplexed with analog converter inputs. The operation of these pins as analog inputs is selected by clearing or setting the PCFG3:PCFG0 control bits in the ADCON1 register. PORTH can also be configured as the alternate Enhanced PWM output channels B and C for the ECCP1 and ECCP3 modules. This is done by clearing the ECCPMX Configuration bit.
PORTH is an 8-bit wide, bidirectional I/O port; it is fully implemented on 80-pin and 100-pin devices. The corresponding Data Direction register is TRISH. Setting a TRISH bit (= 1) will make the corresponding PORTH pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISH bit (= 0) will make the corresponding PORTH pin an output (i.e., put the contents of the output latch on the selected pin). PORTH<3:0> pins are digital only and tolerate voltages up to 5.5V. The Output Latch register (LATH) is also memory mapped. Read-modify-write operations on the LATH register read and write the latched output value for PORTH. All pins on PORTH are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.
EXAMPLE 10-8:
CLRF PORTH
INITIALIZING PORTH
; ; ; ; ; ; ; ; ; ; ; ; ; ; Initialize PORTH by clearing output data latches Alternate method to clear output data latches Configure PORTH as digital I/O Value used to initialize data direction Set RH3:RH0 as inputs RH5:RH4 as outputs RH7:RH6 as inputs
CLRF
LATH
MOVLW MOVWF MOVLW
0Fh ADCON1 0CFh
MOVWF
TRISH
Preliminary
DS39762C-page 155
PIC18F97J60 FAMILY
TABLE 10-17: PORTH FUNCTIONS
Pin Name RH0/A16 Function RH0 A16(1) RH1/A17 RH1 A17(1) RH2/A18 RH2 A18(1) RH3/A19 RH3 A19(1) RH4/AN12/P3C RH4 AN12 P3C(2) RH5/AN13/P3B RH5 AN13 P3B(2) RH6/AN14/P1C RH6 AN14 P1C(2) RH7/AN15/P1B RH7 AN15 P1B(2) Legend: Note 1: 2: 0 0 0 1 0 0 1 0 0 1 TRIS Setting 0 1 x 0 1 x 0 1 x 0 1 x 0 1 I/O O I O O I O O I O O I O O I I O O I I O O I I O O I I O I/O Type DIG ST DIG DIG ST DIG DIG ST DIG DIG ST DIG DIG ST ANA DIG DIG ST ANA DIG DIG ST ANA DIG DIG ST ANA DIG LATH<0> data output. PORTH<0> data input. External memory interface, address line 16. Takes priority over port data. LATH<1> data output. PORTH<1> data input. External memory interface, address line 17. Takes priority over port data. LATH<2> data output. PORTH<2> data input. External memory interface, address line 18. Takes priority over port data. LATH<3> data output. PORTH<3> data input. External memory interface, address line 19. Takes priority over port data. LATH<4> data output. PORTH<4> data input. A/D input channel 12. Default input configuration on POR; does not affect digital output. ECCP3 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATH<5> data output. PORTH<5> data input. A/D input channel 13. Default input configuration on POR; does not affect digital output. ECCP3 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATH<6> data output. PORTH<6> data input. A/D input channel 14. Default input configuration on POR; does not affect digital output. ECCP1 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. LATH<7> data output. PORTH<7> data input. A/D input channel 15. Default input configuration on POR; does not affect digital output. ECCP1 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. Description
O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, x = Dont care (TRIS bit does not affect port direction or is overridden for this option). Unimplemented on 80-pin devices. Alternate assignments for P1B/P1C and P3B/P3C when ECCPMX Configuration bit is cleared (80-pin and 100-pin devices only). Default assignments are PORTE<6:3>.
TABLE 10-18: SUMMARY OF REGISTERS ASSOCIATED WITH PORTH

Name PORTH LATH TRISH Bit 7 RH7 LATH7 TRISH7 Bit 6 RH6 LATH6 TRISH6 Bit 5 RH5 LATH5 TRISH5 Bit 4 RH4 LATH4 TRISH4 Bit 3 RH3 LATH3 TRISH3 Bit 2 RH2 LATH2 TRISH2 Bit 1 RH1 LATH1 TRISH1 Bit 0 RH0 LATH0 TRISH0 Reset Values on Page: 62 61 61
DS39762C-page 156
Preliminary
PIC18F97J60 FAMILY
10.10 PORTJ, TRISJ and LATJ Registers
Note: PORTJ is available only on 80-pin and 100-pin devices. When the external memory interface is enabled, all of the PORTJ pins function as control outputs for the interface. This occurs automatically when the interface is enabled by clearing the EBDIS control bit (MEMCON<7>). The TRISJ bits are also overridden. Each of the PORTJ pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by setting bit, RJPU (PORTA<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets.
PORTJ is implemented as a bidirectional port in two different ways: 80-pin devices: 2 bits wide (RJ<5:4>) 100-pin devices: 8 bits wide (RJ<7:0>) The corresponding Data Direction register is TRISJ. Setting a TRISJ bit (= 1) will make the corresponding PORTJ pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISJ bit (= 0) will make the corresponding PORTJ pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTJ are digital only and tolerate voltages up to 5.5V. The Output Latch register (LATJ) is also memory mapped. Read-modify-write operations on the LATJ register read and write the latched output value for PORTJ. All pins on PORTJ are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. Note: These pins are configured as digital inputs on any device Reset.
EXAMPLE 10-9:
CLRF PORTJ ; ; ; ; ; ; ; ; ; ; ; ;
INITIALIZING PORTJ
Initialize PORTG by clearing output data latches Alternate method to clear output data latches Value used to initialize data direction Set RJ3:RJ0 as inputs RJ5:RJ4 as output RJ7:RJ6 as inputs
CLRF
LATJ
MOVLW
0CFh
MOVWF
TRISJ
Preliminary
DS39762C-page 157
PIC18F97J60 FAMILY
TABLE 10-19: PORTJ FUNCTIONS
Pin Name RJ0/ALE(1) Function RJ0(1) ALE(1) RJ1/OE(1) RJ1(1) OE(1) RJ2/WRL(1) RJ2(1) WRL(1) RJ3/WRH(1) RJ3(1) WRH(1) RJ4/BA0 RJ4 BA0(2) RJ5/CE RJ5 CE(2) RJ6/LB(1) RJ6(1) LB(1) RJ7/UB(1) RJ7(1) UB(1) Legend: Note 1: 2: TRIS Setting I/O O I O O I O O I O O I O O I O O I O O I O O I O I/O Type DIG ST DIG DIG ST DIG DIG ST DIG DIG ST DIG DIG ST DIG DIG ST DIG DIG ST DIG DIG ST DIG LATJ<0> data output. PORTJ<0> data input; weak pull-up when RJPU bit is set. External memory interface address latch enable control output; takes priority over digital I/O. LATJ<1> data output. PORTJ<1> data input; weak pull-up when RJPU bit is set. External memory interface output enable control output; takes priority over digital I/O. LATJ<2> data output. PORTJ<2> data input; weak pull-up when RJPU bit is set. External memory bus write low byte control; takes priority over digital I/O. LATJ<3> data output. PORTJ<3> data input; weak pull-up when RJPU bit is set. External memory interface write high byte control output; takes priority over digital I/O. LATJ<4> data output. PORTJ<4> data input; weak pull-up when RJPU bit is set. External memory interface byte address 0 control output; takes priority over digital I/O. LATJ<5> data output. PORTJ<5> data input; weak pull-up when RJPU bit is set. External memory interface chip enable control output; takes priority over digital I/O. LATJ<6> data output. PORTJ<6> data input; weak pull-up when RJPU bit is set. External memory interface lower byte enable control output; takes priority over digital I/O. LATJ<7> data output. PORTJ<7> data input; weak pull-up when RJPU bit is set. External memory interface upper byte enable control output; takes priority over digital I/O. Description
0
1 x 0 1 x 0 1 x 0 1 x 0 1 x 0 1 x 0 1 x 0 1 x
O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, x = Dont care (TRIS bit does not affect port direction or is overridden for this option). Implemented on 100-pin devices only. EMB functions are implemented on 100-pin devices only.
TABLE 10-20: SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ

Name PORTJ LATJ TRISJ PORTA Bit 7 RJ7(1) LATJ7(1) RJPU Bit 6 RJ6(1) LATJ6
(1)
Bit 5 RJ5 LATJ5 TRISJ5 RA5
Bit 4 RJ4 LATJ4 TRISJ4 RA4
Bit 3 RJ3(1) LATJ3

(1)
Bit 2 RJ2(1) LATJ2

(1)
Bit 1 RJ1(1) LATJ1

(1)
Bit 0 RJ0(1) LATJ0

(1)
TRISJ7(1) TRISJ6(1)
TRISJ3(1) TRISJ2(1) TRISJ1(1) TRISJ0(1) RA3 RA2 RA1 RA0
Legend: = unimplemented, read as 0. Shaded cells are not used by PORTJ. Note 1: Implemented on 100-pin devices only.
DS39762C-page 158
Preliminary
PIC18F97J60 FAMILY
10.11 Parallel Slave Port
Note: The Parallel Slave Port is only implemented in 100-pin devices.
Data Bus
FIGURE 10-2:
PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE PORT)
PORTD can also function as an 8-bit wide, Parallel Slave Port, or microprocessor port, when control bit, PSPMODE (PSPCON<4>), is set. It is asynchronously readable and writable by the external world through the RD control input pin, RE0/AD8/RD/P2D and WR control input pin, RE1/AD9//WR/P2C. Note: The Parallel Slave Port is available only in Microcontroller mode.
D CK
WR LATD or PORTD
RDx pin TTL
Data Latch Q RD PORTD D EN EN TRIS Latch
The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit, PSPMODE, enables port pin RE0/AD8/RD/P2D to be the RD input, RE1/AD9//WR/P2C to be the WR input and RE2/AD10//CS/P2B to be the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). A write to the PSP occurs when both the CS and WR lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends. A read from the PSP occurs when both the CS and RD lines are first detected low. The data in PORTD is read out and the OBF bit is set. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set. When either the CS or RD lines is detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP. When this happens, the IBF and OBF bits can be polled and the appropriate action taken. The timing for the control signals in Write and Read modes is shown in Figure 10-3 and Figure 10-4, respectively.
RD LATD
One bit of PORTD Set Interrupt Flag PSPIF (PIR1<7>)
Read TTL Chip Select TTL Write TTL
RD CS
WR
Preliminary
DS39762C-page 159
PIC18F97J60 FAMILY
REGISTER 10-1:
R-0 IBF bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
PSPCON: PARALLEL SLAVE PORT CONTROL REGISTER

R-0 OBF R/W-0 IBOV R/W-0 PSPMODE U-0 U-0 U-0 U-0 bit 0
IBF: Input Buffer Full Status bit 1 = A word has been received and is waiting to be read by the CPU 0 = No word has been received OBF: Output Buffer Full Status bit 1 = The output buffer still holds a previously written word 0 = The output buffer has been read IBOV: Input Buffer Overflow Detect bit 1 = A write occurred when a previously input word has not been read (must be cleared in software) 0 = No overflow occurred PSPMODE: Parallel Slave Port Mode Select bit 1 = Parallel Slave Port mode 0 = General Purpose I/O mode Unimplemented: Read as 0
bit 6
bit 5
bit 4
bit 3-0
FIGURE 10-3:
PARALLEL SLAVE PORT WRITE WAVEFORMS

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
CS WR RD PORTD<7:0> IBF OBF PSPIF
DS39762C-page 160
Preliminary
PIC18F97J60 FAMILY
FIGURE 10-4: PARALLEL SLAVE PORT READ WAVEFORMS
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
CS WR RD PORTD<7:0> IBF OBF PSPIF
TABLE 10-21: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name PORTD LATD TRISD PORTE LATE TRISE PSPCON INTCON PIR1 PIE1 IPR1 Bit 7 RD7 LATD7 TRISD7 RE7 LATE7 TRISE7 IBF PSPIF PSPIE PSPIP Bit 6 RD6 LATD6 TRISD6 RE6 LATE6 TRISE6 OBF ADIF ADIE ADIP Bit 5 RD5 LATD5 TRISD5 RE5 LATE5 TRISE5 IBOV TMR0IE RC1IF RC1IE RC1IP Bit 4 RD4 LATD4 TRISD4 RE4 LATE4 TRISE4 PSPMODE INT0IE TX1IF TX1IE TX1IP Bit 3 RD3 LATD3 TRISD3 RE3 LATE3 TRISE3 RBIE SSP1IF SSP1IE SSP1IP Bit 2 RD2 LATD2 TRISD2 RE2 LATE2 TRISE2 TMR0IF CCP1IF CCP1IE CCP1IP Bit 1 RD1 LATD1 TRISD1 RE1 LATE1 TRISE1 INT0IF TMR2IF TMR2IE TMR2IP Bit 0 RD0 LATD0 TRISD0 RE0 LATE0 TRISE0 RBIF TMR1IF TMR1IE TMR1IP Reset Values on Page: 62 62 61 62 62 61 61 59 61 61 61
GIE/GIEH PEIE/GIEL
Legend: = unimplemented, read as 0. Shaded cells are not used by the Parallel Slave Port.
Preliminary
DS39762C-page 161
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 162
Preliminary
PIC18F97J60 FAMILY
11.0 TIMER0 MODULE
The Timer0 module incorporates the following features: Software selectable operation as a timer or counter in both 8-bit or 16-bit modes Readable and writable registers Dedicated, 8-bit, software programmable prescaler Selectable clock source (internal or external) Edge select for external clock Interrupt on overflow The T0CON register (Register 11-1) controls all aspects of the modules operation, including the prescale selection. It is both readable and writable. A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 11-1. Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.
REGISTER 11-1:
R/W-1 TMR0ON bit 7 Legend: R = Readable bit -n = Value at POR bit 7
T0CON: TIMER0 CONTROL REGISTER

R/W-1 T08BIT R/W-1 T0CS R/W-1 T0SE R/W-1 PSA R/W-1 T0PS2 R/W-1 T0PS1 R/W-1 T0PS0 bit 0
TMR0ON: Timer0 On/Off Control bit 1 = Enables Timer0 0 = Stops Timer0 T08BIT: Timer0 8-Bit/16-Bit Control bit 1 = Timer0 is configured as an 8-bit timer/counter 0 = Timer0 is configured as a 16-bit timer/counter T0CS: Timer0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKO) T0SE: Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin PSA: Timer0 Prescaler Assignment bit 1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler. 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output. T0PS2:T0PS0: Timer0 Prescaler Select bits 111 = 1:256 Prescale value 110 = 1:128 Prescale value 101 = 1:64 Prescale value 100 = 1:32 Prescale value 011 = 1:16 Prescale value 010 = 1:8 Prescale value 001 = 1:4 Prescale value 000 = 1:2 Prescale value
bit 6
bit 5
bit 4
bit 3
bit 2-0
Preliminary
DS39762C-page 163
PIC18F97J60 FAMILY
11.1 Timer0 Operation
Timer0 can operate as either a timer or a counter; the mode is selected with the T0CS bit (T0CON<5>). In Timer mode (T0CS = 0), the module increments on every clock by default unless a different prescaler value is selected (see Section 11.3 Prescaler). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register. The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below. An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (TOSC). There is a delay between synchronization and the onset of incrementing the timer/counter.
11.2
Timer0 Reads and Writes in 16-Bit Mode
TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte. Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.
FIGURE 11-1:
TIMER0 BLOCK DIAGRAM (8-BIT MODE)

FOSC/4 0 1 1 Sync with Internal Clocks (2 TCY Delay) 8 8 Internal Data Bus TMR0L Set TMR0IF on Overflow
T0CKI pin T0SE T0CS T0PS2:T0PS0 PSA
Programmable Prescaler 3
Note:
Upon Reset, Timer0 is enabled in 8-bit mode with clock input from T0CKI max. prescale.
FIGURE 11-2:
FOSC/4
TIMER0 BLOCK DIAGRAM (16-BIT MODE)

0 1 1 Sync with Internal Clocks (2 TCY Delay) Read TMR0L Write TMR0L 8 8 TMR0H 8 8 Internal Data Bus TMR0L TMR0 High Byte 8 Set TMR0IF on Overflow
T0CKI pin T0SE T0CS T0PS2:T0PS0 PSA
Programmable Prescaler 3
Note:
Upon Reset, Timer0 is enabled in 8-bit mode with clock input from T0CKI max. prescale.
DS39762C-page 164
Preliminary
PIC18F97J60 FAMILY
11.3 Prescaler
11.3.1
An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable. Its value is set by the PSA and T0PS2:T0PS0 bits (T0CON<3:0>) which determine the prescaler assignment and prescale ratio. Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-2 increments are selectable. When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count. Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.
SWITCHING PRESCALER ASSIGNMENT
The prescaler assignment is fully under software control and can be changed on-the-fly during program execution.
11.4
Timer0 Interrupt
The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before re-enabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine. Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.
TABLE 11-1:
Name TMR0L TMR0H INTCON INTCON2 T0CON TRISA
REGISTERS ASSOCIATED WITH TIMER0

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on Page: 60 60 INT0IE T0SE TRISA4 RBIE PSA TRISA3 TMR0IF TMR0IP T0PS2 TRISA2 INT0IF INT3IP T0PS1 TRISA1 RBIF RBIP T0PS0 TRISA0 59 59 60 61
Timer0 Register Low Byte Timer0 Register High Byte GIE/GIEH PEIE/GIEL TMR0IE RBPU TMR0ON T08BIT T0CS TRISA5 INTEDG0 INTEDG1 INTEDG2 INTEDG3
Legend: = unimplemented, read as 0. Shaded cells are not used by Timer0.
Preliminary
DS39762C-page 165
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 166
Preliminary
PIC18F97J60 FAMILY
12.0 TIMER1 MODULE
The Timer1 timer/counter module incorporates these features: Software selectable operation as a 16-bit timer or counter Readable and writable 8-bit registers (TMR1H and TMR1L) Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options Interrupt on overflow Reset on ECCP Special Event Trigger Device clock status flag (T1RUN) A simplified block diagram of the Timer1 module is shown in Figure 12-1. A block diagram of the modules operation in Read/Write mode is shown in Figure 12-2. The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation. Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead. Timer1 is controlled through the T1CON Control register (Register 12-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).
REGISTER 12-1:
R/W-0 RD16 bit 7 Legend: R = Readable bit -n = Value at POR bit 7

R-0 R/W-0 T1CKPS1 R/W-0 T1CKPS0 R/W-0 T1OSCEN R/W-0 T1SYNC R/W-0 TMR1CS R/W-0 TMR1ON bit 0
T1RUN
RD16: 16-Bit Read/Write Mode Enable bit 1 = Enables register read/write of Timer1 in one 16-bit operation 0 = Enables register read/write of Timer1 in two 8-bit operations T1RUN: Timer1 System Clock Status bit 1 = Device clock is derived from Timer1 oscillator 0 = Device clock is derived from another source T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value T1OSCEN: Timer1 Oscillator Enable bit 1 = Timer1 oscillator is enabled 0 = Timer1 oscillator is shut off The oscillator inverter and feedback resistor are turned off to eliminate power drain. T1SYNC: Timer1 External Clock Input Synchronization Select bit When TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMR1CS = 0: This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. TMR1CS: Timer1 Clock Source Select bit 1 = External clock from RC0/T1OSO/T13CKI pin (on the rising edge) 0 = Internal clock (FOSC/4) TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1
bit 6
bit 5-4
bit 3
bit 2
bit 1
bit 0
Preliminary
DS39762C-page 167
PIC18F97J60 FAMILY
Timer1 can operate in one of these modes: Timer Synchronous Counter Asynchronous Counter The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR1CS is cleared (= 0), Timer1 increments on every internal instruction cycle (FOSC/4). When the bit is set, Timer1 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled. When Timer1 is enabled, the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as 0.
FIGURE 12-1:
TIMER1 BLOCK DIAGRAM

Timer1 Oscillator On/Off Timer1 Clock Input 1 FOSC/4 Internal Clock T1OSCEN(1) T1CKPS1:T1CKPS0 T1SYNC TMR1ON TMR1CS 1 Synchronize Detect
T1OSO/T13CKI
Prescaler 1, 2, 4, 8 2
0 Sleep Input Timer1 On/Off
T1OSI
Clear TMR1 (ECCPx Special Event Trigger)
TMR1L
TMR1 High Byte
Set TMR1IF on Overflow
Note 1: When enable bit, T1OSCEN, is cleared, the inverter and feedback resistor are turned off to eliminate power drain.
FIGURE 12-2:
TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)

Timer1 Oscillator Timer1 Clock Input 1 1 FOSC/4 Internal Clock TMR1CS T1OSCEN(1) T1CKPS1:T1CKPS0 T1SYNC TMR1ON Clear TMR1 (ECCPx Special Event Trigger) TMR1L Prescaler 1, 2, 4, 8 0 2 Sleep Input Timer1 On/Off Synchronize Detect 0
T1OSO/T13CKI
T1OSI
TMR1 High Byte 8
Read TMR1L Write TMR1L 8 8 TMR1H 8 8 Internal Data Bus
DS39762C-page 168
Preliminary
PIC18F97J60 FAMILY
12.2 Timer1 16-Bit Read/Write Mode
TABLE 12-1:
Oscillator Type LP Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads. A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once. The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.
CAPACITOR SELECTION FOR THE TIMER OSCILLATOR(2,3,4)

Freq. 32 kHz C1 27 pF(1) C2 27 pF(1)
Note 1: Microchip suggests these values as a starting point in validating the oscillator circuit. 2: Higher capacitance increases the stability of the oscillator but also increases the start-up time. 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components. 4: Capacitor values are for design guidance only.
12.3.1
USING TIMER1 AS A CLOCK SOURCE
12.3
Timer1 Oscillator
An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator. The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.
The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the Clock Select bits, SCS1:SCS0 (OSCCON<1:0>), to 01, the device switches to SEC_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in Section 3.0 Power-Managed Modes. Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controllers current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.
FIGURE 12-3:
EXTERNAL COMPONENTS FOR THE TIMER1 OSCILLATOR

PIC18F97J60
T1OSI XTAL 32.768 kHz T1OSO
C1 27 pF
12.3.2
TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS
C2 27 pF Note: See the Notes with Table 12-1 for additional information about capacitor selection.
The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity. The oscillator circuit, shown in Figure 12-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD.
Preliminary
DS39762C-page 169
PIC18F97J60 FAMILY
If a high-speed circuit must be located near the oscillator (such as the ECCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 12-4, may be helpful when used on a single-sided PCB or in addition to a ground plane. Note: The Special Event Triggers from the ECCPx module will not set the TMR1IF interrupt flag bit (PIR1<0>).
12.6
Using Timer1 as a Real-Time Clock
FIGURE 12-4:
OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING

VDD VSS OSC1 OSC2
Adding an external LP oscillator to Timer1 (such as the one described in Section 12.3 Timer1 Oscillator) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup. The application code routine, RTCisr, shown in Example 12-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine which increments the seconds counter by one. Additional counters for minutes and hours are incremented as the previous counter overflows. Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it. The simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles. For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.
RC0 RC1
RC2 Note: Not drawn to scale.
12.4
Timer1 Interrupt
The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).
12.5
Resetting Timer1 Using the ECCPx Special Event Trigger
12.7
Considerations in Asynchronous Counter Mode
If ECCP1 or ECCP2 is configured to use Timer1 and to generate a Special Event Trigger in Compare mode (CCPxM3:CCPxM0 = 1011), this signal will reset Timer3. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled (see Section 17.2.1 Special Event Trigger for more information). The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for Timer1. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work. In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.
Following a Timer1 interrupt and an update to the TMR1 registers, the Timer1 module uses a falling edge on its clock source to trigger the next register update on the rising edge. If the update is completed after the clock input has fallen, the next rising edge will not be counted. If the application can reliably update TMR1 before the timer input goes low, no additional action is needed. Otherwise, an adjusted update can be performed following a later Timer1 increment. This can be done by monitoring TMR1L within the interrupt routine until it increments, and then updating the TMR1H:TMR1L register pair while the clock is low, or one-half of the period of the clock source. Assuming that Timer1 is being used as a Real-Time Clock, the clock source is a 32.768 kHz crystal oscillator. In this case, one-half period of the clock is 15.25 s.
DS39762C-page 170
Preliminary
PIC18F97J60 FAMILY
The Real-Time Clock application code in Example 12-1 shows a typical ISR for Timer1, as well as the optional code required if the update cannot be done reliably within the required interval.
EXAMPLE 12-1:
RTCinit MOVLW MOVWF CLRF MOVLW MOVWF CLRF CLRF MOVLW MOVWF BSF RETURN RTCisr
IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE

80h TMR1H TMR1L b00001111 T1CON secs mins .12 hours PIE1, TMR1IE ; Preload TMR1 register pair ; for 1 second overflow ; Configure for external clock, ; Asynchronous operation, external oscillator ; Initialize timekeeping registers ;
; Enable Timer1 interrupt
BTFSC BRA BTFSS BRA
TMR1L,0 $-2 TMR1L,0 $-2
BSF BCF INCF MOVLW CPFSGT RETURN CLRF INCF MOVLW CPFSGT RETURN CLRF INCF MOVLW CPFSGT RETURN CLRF RETURN
TMR1H, 7 PIR1, TMR1IF secs, F .59 secs secs mins, F .59 mins mins hours, F .23 hours hours
; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
Insert the next 4 lines of code when TMR1 can not be reliably updated before clock pulse goes low wait for TMR1L to become clear (may already be clear) wait for TMR1L to become set TMR1 has just incremented If TMR1 update can be completed before clock pulse goes low Start ISR here Preload for 1 sec overflow Clear interrupt flag Increment seconds 60 seconds elapsed? No, done Clear seconds Increment minutes 60 minutes elapsed? No, done clear minutes Increment hours 24 hours elapsed?
; No, done ; Reset hours ; Done
TABLE 12-2:
Name INTCON PIR1 PIE1 IPR1 TMR1L TMR1H T1CON
REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Bit 7 Bit 6 Bit 5 TMR0IE RC1IF RC1IE RC1IP Bit 4 INT0IE TX1IF TX1IE TX1IP Bit 3 RBIE SSP1IF SSP1IE SSP1IP Bit 2 TMR0IF CCP1IF CCP1IE CCP1IP Bit 1 INT0IF TMR2IF TMR2IE TMR2IP Bit 0 RBIF TMR1IF TMR1IE TMR1IP Reset Values on Page: 59 61 61 61 60 60 TMR1CS TMR1ON 60
GIE/GIEH PEIE/GIEL PSPIF PSPIE PSPIP ADIF ADIE ADIP
Timer1 Register Low Byte Timer1 Register High Byte RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC
Legend: Shaded cells are not used by the Timer1 module.
Preliminary
DS39762C-page 171
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 172
Preliminary
PIC18F97J60 FAMILY
13.0 TIMER2 MODULE
The Timer2 timer module incorporates the following features: 8-Bit Timer and Period registers (TMR2 and PR2, respectively) Readable and writable (both registers) Software programmable prescaler (1:1, 1:4 and 1:16) Software programmable postscaler (1:1 through 1:16) Interrupt on TMR2 to PR2 match Optional use as the shift clock for the MSSPx modules The module is controlled through the T2CON register (Register 13-1) which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption. A simplified block diagram of the module is shown in Figure 13-1. In normal operation, TMR2 is incremented from 00h on each clock (FOSC/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 13.2 Timer2 Interrupt). The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events: a write to the TMR2 register a write to the T2CON register any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset) TMR2 is not cleared when T2CON is written.
REGISTER 13-1:
U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6-3

R/W-0 R/W-0 T2OUTPS2 R/W-0 T2OUTPS1 R/W-0 T2OUTPS0 R/W-0 TMR2ON R/W-0 T2CKPS1 R/W-0 T2CKPS0 bit 0
T2OUTPS3
Unimplemented: Read as 0 T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale 1111 = 1:16 Postscale TMR2ON: Timer2 On bit 1 = Timer2 is on 0 = Timer2 is off T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits 00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16
bit 2
bit 1-0
Preliminary
DS39762C-page 173
PIC18F97J60 FAMILY
13.2 Timer2 Interrupt 13.3 Timer2 Output
Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>). A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS3:T2OUTPS0 (T2CON<6:3>). The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode. Timer2 can be optionally used as the shift clock source for the MSSPx modules operating in SPI mode. Additional information is provided in Section 19.0 Master Synchronous Serial Port (MSSP) Module.
FIGURE 13-1:

4 2 TMR2/PR2 Match Comparator
8
T2OUTPS3:T2OUTPS0 T2CKPS1:T2CKPS0
1:1 to 1:16 Postscaler
Set TMR2IF TMR2 Output (to PWM or MSSPx)
FOSC/4
1:1, 1:4, 1:16 Prescaler
Reset TMR2
8
PR2
8
Internal Data Bus
TABLE 13-1:
Name

Bit 6 Bit 5 TMR0IE RC1IF RC1IE RC1IP Bit 4 INT0IE TX1IF TX1IE TX1IP Bit 3 RBIE SSP1IF SSP1IE SSP1IP Bit 2 TMR0IF CCP1IF CCP1IE CCP1IP Bit 1 INT0IF TMR2IF TMR2IE TMR2IP Bit 0 RBIF TMR1IF TMR1IE TMR1IP Reset Values on Page: 59 61 61 61 60 T2CKPS1 T2CKPS0 60 60
Bit 7
INTCON GIE/GIEH PEIE/GIEL PIR1 PIE1 IPR1 TMR2 T2CON PR2 PSPIF PSPIE PSPIP ADIF ADIE ADIP
Timer2 Register T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON Timer2 Period Register
Legend: = unimplemented, read as 0. Shaded cells are not used by the Timer2 module.
DS39762C-page 174
Preliminary
PIC18F97J60 FAMILY
14.0 TIMER3 MODULE
The Timer3 timer/counter module incorporates these features: Software selectable operation as a 16-bit timer or counter Readable and writable 8-bit registers (TMR3H and TMR3L) Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options Interrupt on overflow Module Reset on CCPx/ECCPx Special Event Trigger A simplified block diagram of the Timer3 module is shown in Figure 14-1. A block diagram of the modules operation in Read/Write mode is shown in Figure 14-2. The Timer3 module is controlled through the T3CON register (Register 14-1). It also selects the clock source options for the CCPx and ECCPx modules; see Section 16.1.1 CCPx/ECCPx Modules and Timer Resources for more information.
REGISTER 14-1:
R/W-0 RD16 bit 7 Legend: R = Readable bit -n = Value at POR bit 7

R/W-0 R/W-0 T3CKPS1 R/W-0 T3CKPS0 R/W-0 T3CCP1 R/W-0 T3SYNC R/W-0 TMR3CS R/W-0 TMR3ON bit 0
T3CCP2
RD16: 16-Bit Read/Write Mode Enable bit 1 = Enables register read/write of Timer3 in one 16-bit operation 0 = Enables register read/write of Timer3 in two 8-bit operations T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx/ECCPx Enable bits 11 = Timer3 and Timer4 are the clock sources for all CCPx/ECCPx modules 10 = Timer3 and Timer4 are the clock sources for ECCP3, CCP4 and CCP5; Timer1 and Timer2 are the clock sources for ECCP1 and ECCP2 01 = Timer3 and Timer4 are the clock sources for ECCP2, ECCP3, CCP4 and CCP5; Timer1 and Timer2 are the clock sources for ECCP1 00 = Timer1 and Timer2 are the clock sources for all CCPx/ECCPx modules T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value T3SYNC: Timer3 External Clock Input Synchronization Select bit (not usable if the device clock comes from Timer1/Timer3) When TMR3CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMR3CS = 0: This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0. TMR3CS: Timer3 Clock Source Select bit 1 = External clock input from Timer1 oscillator or T13CKI (on the rising edge after the first falling edge) 0 = Internal clock (FOSC/4) TMR3ON: Timer3 On bit 1 = Enables Timer3 0 = Stops Timer3
bit 6,3
bit 5-4
bit 2
bit 1
bit 0
Preliminary
DS39762C-page 175
PIC18F97J60 FAMILY
Timer3 can operate in one of three modes: Timer Synchronous Counter Asynchronous Counter The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction cycle (FOSC/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled. As with Timer1, the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as 0.
FIGURE 14-1:

Timer1 Oscillator Timer1 Clock Input 1 FOSC/4 Internal Clock T1OSCEN T3SYNC TMR3ON Clear TMR3 Set TMR3IF on Overflow
(1)
1 Synchronize Detect
T1OSO/T13CKI
Prescaler 1, 2, 4, 8 0 2
T1OSI
TMR3CS
Sleep Input
T3CKPS1:T3CKPS0
Timer3 On/Off
ECCPx Special Event Trigger ECCPx Select from T3CON<6,3>
TMR3L
TMR3 High Byte
FIGURE 14-2:
TIMER3 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)

Timer1 Oscillator Timer1 Clock Input 1 FOSC/4 Internal Clock TMR3CS T1OSCEN T3CKPS1:T3CKPS0 T3SYNC TMR3ON ECCPx Special Event Trigger ECCPx Select from T3CON<6,3> Clear TMR3 TMR3L
(1)
1 Synchronize Detect
T1OSO/T13CKI
Prescaler 1, 2, 4, 8 0 2
T1OSI
Sleep Input
Timer3 On/Off
TMR3 High Byte 8
Read TMR1L Write TMR1L 8 8 TMR3H 8 8 Internal Data Bus Note 1: When enable bit, T1OSCEN, is cleared, the inverter and feedback resistor are turned off to eliminate power drain.
DS39762C-page 176
Preliminary
PIC18F97J60 FAMILY
14.2 Timer3 16-Bit Read/Write Mode 14.4 Timer3 Interrupt
Timer3 can be configured for 16-bit reads and writes (see Figure 14-2). When the RD16 control bit (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads. A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once. The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register. Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L. The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE (PIE2<1>).
14.5
Resetting Timer3 Using the ECCPx Special Event Trigger
If ECCP1 or ECCP2 is configured to use Timer3 and to generate a Special Event Trigger in Compare mode (CCPxM3:CCPxM0 = 1011), this signal will reset Timer3. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled (see Section 17.2.1 Special Event Trigger for more information). The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for Timer3. If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work. In the event that a write to Timer3 coincides with a Special Event Trigger from an ECCPx module, the write will take precedence. Note: The Special Event Triggers from the ECCPx module will not set the TMR3IF interrupt flag bit (PIR2<1>).
14.3
Using the Timer1 Oscillator as the Timer3 Clock Source
The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source. The Timer1 oscillator is described in Section 12.0 Timer1 Module.
TABLE 14-1:
Name INTCON PIR2 PIE2 IPR2 TMR3L TMR3H T1CON T3CON

Bit 7 Bit 6 Bit 5 TMR0IE ETHIF ETHIE ETHIP Bit 4 INT0IE r r r Bit 3 RBIE BCL1IF BCL1IE BCL1IP Bit 2 TMR0IF Bit 1 INT0IF TMR3IF TMR3IE TMR3IP Bit 0 RBIF CCP2IF CCP2IE CCP2IP Reset Values on Page: 59 61 61 61 60 60 TMR1CS TMR3CS TMR1ON TMR3ON 60 61 T3CCP1 T3SYNC
GIE/GIEH PEIE/GIEL OSCFIF OSCFIE OSCFIP CMIF CMIE CMIP
Timer3 Register Low Byte Timer3 Register High Byte RD16 RD16 T1RUN T3CCP2 T1CKPS1 T1CKPS0 T1OSCEN T1SYNC T3CKPS1 T3CKPS0
Legend: = unimplemented, read as 0, r = reserved. Shaded cells are not used by the Timer3 module.
Preliminary
DS39762C-page 177
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 178
Preliminary
PIC18F97J60 FAMILY
15.0

TIMER4 MODULE
15.1
Timer4 Operation
The Timer4 module has the following features: 8-Bit Timer register (TMR4) 8-Bit Period register (PR4) Readable and writable (both registers) Software programmable prescaler (1:1, 1:4, 1:16) Software programmable postscaler (1:1 to 1:16) Interrupt on TMR4 match of PR4
Timer4 has a control register shown in Register 15-1. Timer4 can be shut off by clearing control bit, TMR4ON (T4CON<2>), to minimize power consumption. The prescaler and postscaler selection of Timer4 are also controlled by this register. Figure 15-1 is a simplified block diagram of the Timer4 module.
Timer4 can be used as the PWM time base for the PWM mode of the CCP module. The TMR4 register is readable and writable and is cleared on any device Reset. The input clock (FOSC/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T4CKPS1:T4CKPS0 (T4CON<1:0>). The match output of TMR4 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR4 interrupt, latched in flag bit, TMR4IF (PIR3<3>). The prescaler and postscaler counters are cleared when any of the following occurs: a write to the TMR4 register a write to the T4CON register any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset) TMR4 is not cleared when T4CON is written.
REGISTER 15-1:
U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6-3

R/W-0 R/W-0 T4OUTPS2 R/W-0 T4OUTPS1 R/W-0 T4OUTPS0 R/W-0 TMR4ON R/W-0 T4CKPS1 R/W-0 T4CKPS0 bit 0
T4OUTPS3
Unimplemented: Read as 0 T4OUTPS3:T4OUTPS0: Timer4 Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale 1111 = 1:16 Postscale TMR4ON: Timer4 On bit 1 = Timer4 is on 0 = Timer4 is off T4CKPS1:T4CKPS0: Timer4 Clock Prescale Select bits 00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16
bit 2
bit 1-0
Preliminary
DS39762C-page 179
PIC18F97J60 FAMILY
15.2 Timer4 Interrupt 15.3 Output of TMR4
The Timer4 module has an 8-Bit Period register, PR4, which is both readable and writable. Timer4 increments from 00h until it matches PR4 and then resets to 00h on the next increment cycle. The PR4 register is initialized to FFh upon Reset. The output of TMR4 (before the postscaler) is used only as a PWM time base for the CCPx/ECCPx modules. It is not used as a baud rate clock for the MSSPx modules as is the Timer2 output.
FIGURE 15-1:

4 2
TMR4/PR4 Match Comparator
T4OUTPS3:T4OUTPS0 T4CKPS1:T4CKPS0
1:1 to 1:16 Postscaler
Set TMR4IF TMR4 Output (to PWM)
FOSC/4
1:1, 1:4, 1:16 Prescaler
Reset
TMR4
8
PR4
8
Internal Data Bus
TABLE 15-1:
Name

Bit 6 Bit 5 TMR0IE RC2IP RC2IF RC2IE Bit 4 INT0IE TX2IP TX2IF TX2IE Bit 3 RBIE TMR4IP TMR4IF TMR4IE Bit 2 TMR0IF CCP5IP CCP5IF CCP5IE Bit 1 INT0IF CCP4IP CCP4IF CCP4IE Bit 0 RBIF CCP3IP CCP3IF CCP3IE Reset Values on Page: 59 61 61 61 62 62 62
Bit 7
INTCON GIE/GIEH PEIE/GIEL IPR3 PIR3 PIE3 TMR4 T4CON PR4 SSP2IP SSP2IF SSP2IE BCL2IP BCL2IF BCL2IE
Timer4 Register T4OUTPS3 T4OUTPS2 T4OUTPS1 T4OUTPS0 TMR4ON T4CKPS1 T4CKPS0 Timer4 Period Register
Legend: = unimplemented, read as 0. Shaded cells are not used by the Timer4 module.
DS39762C-page 180
Preliminary
PIC18F97J60 FAMILY
16.0 CAPTURE/COMPARE/PWM (CCP) MODULES
register. For the sake of clarity, all CCPx module operation in the following sections is described with respect to CCP4, but is equally applicable to CCP5. Capture and Compare operations described in this chapter apply to all standard and Enhanced CCPx modules. The operations of PWM mode, described in Section 16.4 PWM Mode, apply to CCP4 and CCP5 only. Note: Throughout this section and Section 17.0 Enhanced Capture/Compare/PWM (ECCP) Modules, references to register and bit names that may be associated with a specific CCP module are referred to generically by the use of x or y in place of the specific module number. Thus, CCPxCON might refer to the control register for ECCP1, ECCP2, ECCP3, CCP4 or CCP5.
Members of the PIC18F97J60 family of devices all have a total of five CCP (Capture/Compare/PWM) modules. Two of these (CCP4 and CCP5) implement standard Capture, Compare and Pulse-Width Modulation (PWM) modes and are discussed in this section. The other three modules (ECCP1, ECCP2, ECCP3) implement standard Capture and Compare modes, as well as Enhanced PWM modes. These are discussed in Section 17.0 Enhanced Capture/Compare/PWM (ECCP) Modules. Each CCPx/ECCPx module contains a 16-bit register which can operate as a 16-Bit Capture register, a 16-Bit Compare register or a PWM Master/Slave Duty Cycle
REGISTER 16-1:
U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6 bit 5-4
CCPxCON: CCPx CONTROL REGISTER (CCP4 AND CCP5)

U-0 R/W-0 DCxB1 R/W-0 DCxB0 R/W-0 CCPxM3 R/W-0 CCPxM2 R/W-0 CCPxM1 R/W-0 CCPxM0 bit 0
Unimplemented: Read as 0 DCxB1:DCxB0: CCPx Module PWM Duty Cycle bit 1 and bit 0 Capture mode: Unused. Compare mode: Unused. PWM mode: These bits are the two Least Significant bits (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight Most Significant bits (DCxB9:DCxB2) of the duty cycle are found in CCPRxL. CCPxM3:CCPxM0: CCPx Module Mode Select bits 0000 = Capture/Compare/PWM disabled (resets CCPx module) 0001 = Reserved 0010 = Compare mode; toggle output on match (CCPxIF bit is set) 0011 = Reserved 0100 = Capture mode; every falling edge 0101 = Capture mode; every rising edge 0110 = Capture mode; every 4th rising edge 0111 = Capture mode; every 16th rising edge 1000 = Compare mode; initialize CCPx pin low; on compare match, force CCPx pin high (CCPxIF bit is set) 1001 = Compare mode; initialize CCPx pin high; on compare match, force CCPx pin low (CCPxIF bit is set) 1010 = Compare mode; generate software interrupt on compare match (CCPxIF bit is set, CCPx pin reflects I/O state) 1011 = Reserved 11xx = PWM mode
bit 3-0
Preliminary
DS39762C-page 181
PIC18F97J60 FAMILY
16.1 CCPx Module Configuration
Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable. The assignment of a particular timer to a module is determined by the timer to CCPx enable bits in the T3CON register (Register 14-1, page 175). Depending on the configuration selected, up to four timers may be active at once, with modules in the same configuration (Capture/Compare or PWM) sharing timer resources. The possible configurations are shown in Figure 16-1.
16.1.1
CCPx/ECCPx MODULES AND TIMER RESOURCES
16.1.2
ECCP2 PIN ASSIGNMENT
The CCPx/ECCPx modules utilize Timers 1, 2, 3 or 4, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 and Timer4 are available for modules in PWM mode.
TABLE 16-1:
CCPx/ECCPx MODE TIMER RESOURCE

Timer Resource Timer1 or Timer3 Timer1 or Timer3 Timer2 or Timer4
The pin assignment for ECCP2 (Capture input, Compare and PWM output) can change based on device configuration. The CCP2MX Configuration bit determines which pin ECCP2 is multiplexed to. By default, it is assigned to RC1 (CCP2MX = 1). If the Configuration bit is cleared, ECCP2 is multiplexed with RE7 on 80-pin and 100-pin devices in Microcontroller mode and RB3 on 100-pin devices in Extended Microcontroller mode. Changing the pin assignment of ECCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS register is configured correctly for ECCP2 operation regardless of where it is located.
CCPx/ECCPx Mode Capture Compare PWM
FIGURE 16-1:
CCPx/ECCPx AND TIMER INTERCONNECT CONFIGURATIONS

T3CCP<2:1> = 01 TMR1 TMR3 T3CCP<2:1> = 10 TMR1 TMR3 T3CCP<2:1> = 11 TMR1 TMR3
T3CCP<2:1> = 00 TMR1 TMR3
ECCP1 ECCP2 ECCP3 CCP4 CCP5
TMR2
TMR4
TMR2
TMR4
TMR2
TMR4
TMR2
TMR4
Timer1 is used for all Capture and Compare operations for all CCPx modules. Timer2 is used for PWM operations for all CCPx modules. Modules may share either timer resource as a common time base. Timer3 and Timer4 are not available.
Timer1 and Timer2 are used for Capture and Compare or PWM operations for ECCP1 only (depending on selected mode). All other modules use either Timer3 or Timer4. Modules may share either timer resource as a common time base if they are in Capture/Compare or PWM modes.
Timer1 and Timer2 are used for Capture and Compare or PWM operations for ECCP1 and ECCP2 only (depending on the mode selected for each module). Both modules may use a timer as a common time base if they are both in Capture/Compare or PWM modes. The other modules use either Timer3 or Timer4. Modules may share either timer resource as a common time base if they are in Capture/Compare or PWM modes.
Timer3 is used for all Capture and Compare operations for all CCPx modules. Timer4 is used for PWM operations for all CCPx modules. Modules may share either timer resource as a common time base. Timer1 and Timer2 are not available.
DS39762C-page 182
Preliminary
PIC18F97J60 FAMILY
16.2 Capture Mode
16.2.3 SOFTWARE INTERRUPT
In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding CCPx pin. An event is defined as one of the following: every falling edge every rising edge every 4th rising edge every 16th rising edge When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCPxIF, should also be cleared following any such change in operating mode.
16.2.4
CCPx PRESCALER
The event is selected by the mode select bits, CCPxM3:CCPxM0 (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set; it must be cleared in software. If another capture occurs before the value in register CCPRx is read, the old captured value is overwritten by the new captured value.
There are four prescaler settings in Capture mode. They are specified as part of the operating mode selected by the mode select bits (CCPxM3:CCPxM0). Whenever the CCPx module is turned off or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter. Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 16-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the false interrupt.
16.2.1
CCPx PIN CONFIGURATION
In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit. Note: If RG4/CCP5/P1D is configured as an output, a write to the port can cause a capture condition.
EXAMPLE 16-1:
CHANGING BETWEEN CAPTURE PRESCALERS (CCP5 SHOWN)
16.2.2
TIMER1/TIMER3 MODE SELECTION
The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation will not work. The timer to be used with each CCPx module is selected in the T3CON register (see Section 16.1.1 CCPx/ECCPx Modules and Timer Resources).
CLRF MOVLW
MOVWF
CCP5CON ; Turn CCP module off NEW_CAPT_PS ; Load WREG with the ; new prescaler mode ; value and CCP ON CCP5CON ; Load CCP5CON with ; this value
FIGURE 16-2:
CAPTURE MODE OPERATION BLOCK DIAGRAM

Set CCP4IF T3CCP2 TMR3H TMR3 Enable CCPR4H T3CCP2 CCP4CON<3:0> Q1:Q4 CCP5CON<3:0> 4 4 4 T3CCP1 T3CCP2 TMR3H TMR3 Enable CCPR5H TMR1 Enable T3CCP2 T3CCP1 TMR1H TMR1L CCPR5L TMR3L TMR1 Enable TMR1H TMR1L CCPR4L TMR3L
CCP4 Pin Prescaler 1, 4, 16 and Edge Detect
Set CCP5IF
CCP5 Pin Prescaler 1, 4, 16 and Edge Detect
Preliminary
DS39762C-page 183
PIC18F97J60 FAMILY
16.3 Compare Mode
Note: In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin: can be driven high can be driven low can be toggled (high-to-low or low-to-high) remains unchanged (that is, reflects the state of the I/O latch) Clearing the CCP5CON register will force the RG4 compare output latch (depending on device configuration) to the default low level. This is not the PORTB or PORTC I/O data latch.
16.3.2
TIMER1/TIMER3 MODE SELECTION
Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCPx module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.
The action on the pin is based on the value of the mode select bits (CCPxM3:CCPxM0). At the same time, the interrupt flag bit, CCPxIF, is set.
16.3.3
SOFTWARE INTERRUPT MODE
16.3.1
CCPx PIN CONFIGURATION
The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.
When the Generate Software Interrupt mode is chosen (CCPxM3:CCPxM0 = 1010), the corresponding CCPx pin is not affected. Only a CCPx interrupt is generated, if enabled and the CCPxIE bit is set.
FIGURE 16-3:
COMPARE MODE OPERATION BLOCK DIAGRAM

CCPR4H CCPR4L Set CCP4IF CCP4 pin Comparator Compare Match Output Logic 4 CCP4CON<3:0> S R TRIS Output Enable Q
TMR1H
TMR1L
TMR3H T3CCP1
TMR3L
1 T3CCP2 Set CCP5IF CCP5 pin Output Logic 4 CCP5CON<3:0> S R TRIS Output Enable Q
Comparator
Compare Match
CCPR5H
CCPR5L
DS39762C-page 184
Preliminary
PIC18F97J60 FAMILY
TABLE 16-2:
Name INTCON RCON PIR1 PIE1 IPR1 PIR2 PIE2 IPR2 PIR3 PIE3 IPR3 TRISG TMR1L TMR1H T1CON TMR3H TMR3L T3CON CCPR4L CCPR4H CCPR5L CCPR5H CCP4CON CCP5CON
REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Bit 7 Bit 6 Bit 5 Bit 4 INT0IE RI TX1IF TX1IE TX1IP r r r TX2IF TX2IE TX2IP TRISG4 Bit 3 RBIE TO SSP1IF SSP1IE SSP1IP BCL1IF BCL1IE BCL1IP TMR4IF TMR4IE TMR4IP TRISG3(1) Bit 2 TMR0IF PD CCP1IF CCP1IE CCP1IP CCP5IF CCP5IE CCP5IP TRISG2 Bit 1 INT0IF POR TMR2IF TMR2IE TMR2IP TMR3IF TMR3IE TMR3IP CCP4IF CCP4IE CCP4IP TRISG1 Bit 0 RBIF BOR TMR1IF TMR1IE TMR1IP CCP2IF CCP2IE CCP2IP CCP3IF CCP3IE CCP3IP TRISG0 Reset Values on Page: 59 60 61 61 61 61 61 61 61 61 61 61 60 60 TMR1CS TMR1ON 60 60 60 T3CCP1 T3SYNC TMR3CS TMR3ON 61 62 62 63 63 CCP4M3 CCP5M3 CCP4M2 CCP5M2 CCP4M1 CCP5M1 CCP4M0 CCP5M0 63 63
GIE/GIEH PEIE/GIEL TMR0IE IPEN PSPIF PSPIE PSPIP OSCFIF OSCFIE OSCFIP SSP2IF SSP2IE SSP2IP TRISG7 ADIF ADIE ADIP CMIF CMIE CMIP BCL2IF BCL2IE BCL2IP TRISG6 CM RC1IF RC1IE RC1IP ETHIF ETHIE ETHIP RC2IF RC2IE RC2IP TRISG5
Timer1 Register Low Byte Timer1 Register High Byte RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC Timer3 Register High Byte Timer3 Register Low Byte RD16 T3CCP2 T3CKPS1 T3CKPS0 Capture/Compare/PWM Register 4 Low Byte Capture/Compare/PWM Register 4 High Byte Capture/Compare/PWM Register 5 Low Byte Capture/Compare/PWM Register 5 High Byte DC4B1 DC5B1 DC4B0 DC5B0
Legend: = unimplemented, read as 0, r = reserved. Shaded cells are not used by Capture/Compare, Timer1 or Timer3. Note 1: This bit is only available in 80-pin and 100-pin devices; otherwise, it is unimplemented and reads as 0.
Preliminary
DS39762C-page 185
PIC18F97J60 FAMILY
16.4 PWM Mode
16.4.1 PWM PERIOD
In Pulse-Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP4 and CCP5 pins are multiplexed with a PORTG data latch, the appropriate TRISG bit must be cleared to make the CCP4 or CCP5 pin an output. Note: Clearing the CCP4CON or CCP5CON register will force the RG3 or RG4 output latch (depending on device configuration) to the default low level. This is not the PORTG I/O data latch. The PWM period is specified by writing to the PR2 (PR4) register. The PWM period can be calculated using Equation 16-1:
EQUATION 16-1:
PWM Period = [(PR2) + 1] 4 TOSC (TMR2 Prescale Value) PWM frequency is defined as 1/[PWM period]. When TMR2 (TMR4) is equal to PR2 (PR4), the following three events occur on the next increment cycle: TMR2 (TMR4) is cleared The CCPx pin is set (exception: if PWM duty cycle = 0%, the CCPx pin will not be set) The PWM duty cycle is latched from CCPRxL into CCPRxH Note: The Timer2 and Timer4 postscalers (see Section 13.0 Timer2 Module and Section 15.0 Timer4 Module) are not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.
Figure 16-4 shows a simplified block diagram of the CCPx module in PWM mode. For a step-by-step procedure on how to set up a CCPx module for PWM operation, see Section 16.4.3 Setup for PWM Operation.
FIGURE 16-4:
SIMPLIFIED PWM BLOCK DIAGRAM

0
Duty Cycle Register 9 CCPRxL Latch Duty Cycle CCPRxH (1) CCPxCON<5:4>
Comparator Reset TMRx = PRx Match
S R
Q CCPx pin
16.4.2
PWM DUTY CYCLE
TMRx 2 LSbs Latched From Q clocks
Comparator
PRx Set CCPx pin Note 1: TRIS Output Enable
The PWM duty cycle is specified by writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSbs and the CCPxCON<5:4> contains the two LSbs. This 10-bit value is represented by CCPRxL:CCPxCON<5:4>. Equation 16-2 is used to calculate the PWM duty cycle in time.
The two LSbs of the Duty Cycle register are held by a 2-bit latch that is part of the modules hardware. It is physically separate from the CCPRx registers.
EQUATION 16-2:
PWM Duty Cycle = (CCPRXL:CCPXCON<5:4>) TOSC (TMRx Prescale Value) CCPRxL and CCPxCON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPRxH until after a match between PR2 (PR4) and TMR2 (TMR4) occurs (i.e., the period is complete). In PWM mode, CCPRxH is a read-only register.
A PWM output (Figure 16-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).
FIGURE 16-5:
Period
PWM OUTPUT
Duty Cycle TMR2 (TMR4) = PR2 (PR4) TMR2 (TMR4) = Duty Cycle TMR2 (TMR4) = PR2 (TMR4)
DS39762C-page 186
Preliminary
PIC18F97J60 FAMILY
The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPRxH and 2-bit latch match TMR2 (TMR4), concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 (TMR4) prescaler, the CCPx pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by Equation 16-3:
16.4.3
SETUP FOR PWM OPERATION
The following steps should be taken when configuring the CCPx module for PWM operation: 1. 2. 3. 4. Set the PWM period by writing to the PR2 (PR4) register. Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits. Make the CCPx pin an output by clearing the appropriate TRIS bit. Set the TMR2 (TMR4) prescale value, then enable Timer2 (Timer4) by writing to T2CON (T4CON). Configure the CCPx module for PWM operation.
EQUATION 16-3:
FOSC log FPWM PWM Resolution (max) = log(2) Note:
5. bits
If the PWM duty cycle value is longer than the PWM period, the CCPx pin will not be cleared.
TABLE 16-3:
EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

2.44 kHz 16 FFh 10 9.77 kHz 4 FFh 10 39.06 kHz 1 FFh 10 156.25 kHz 1 3Fh 8 312.50 kHz 1 1Fh 7 416.67 kHz 1 17h 6.58
PWM Frequency Timer Prescaler (1, 4, 16) PR2 Value Maximum Resolution (bits)
Preliminary
DS39762C-page 187
PIC18F97J60 FAMILY
TABLE 16-4:
Name INTCON RCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 TRISG TMR2 PR2 T2CON TMR4 PR4 T4CON CCPR4L CCPR4H CCPR5L CCPR5H CCP4CON CCP5CON
REGISTERS ASSOCIATED WITH PWM, TIMER2 AND TIMER4

Bit 7 Bit 6 Bit 5 TMR0IE CM RC1IF RC1IE RC1IP RC2IF RC2IE RC2IP TRISG5 Bit 4 INT0IE RI TX1IF TX1IE TX1IP TX2IF TX2IE TX2IP TRISG4 Bit 3 RBIE TO SSP1IF SSP1IE SSP1IP TMR4IF TMR4IE TMR4IP TRISG3(1) Bit 2 TMR0IF PD CCP1IF CCP1IE CCP1IP CCP5IF CCP5IE CCP5IP TRISG2 Bit 1 INT0IF POR TMR2IF TMR2IE TMR2IP CCP4IF CCP4IE CCP4IP TRISG1 Bit 0 RBIF BOR TMR1IF TMR1IE TMR1IP CCP3IF CCP3IE CCP3IP TRISG0 Reset Values on Page: 59 60 61 61 61 61 61 61 61 60 60 60 62 62 62 62 62 63 63 CCP4M3 CCP5M3 CCP4M2 CCP4M1 CCP4M0 CCP5M2 CCP5M1 CCP5M0 63 63
GIE/GIEH PEIE/GIEL IPEN PSPIF PSPIE PSPIP SSP2IF SSP2IE SSP2IP TRISG7 ADIF ADIE ADIP BCL2IF BCL2IE BCL2IP TRISG6
Timer2 Register Timer2 Period Register T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CKPS0 Timer4 Register Timer4 Period Register T4OUTPS3 T4OUTPS2 T4OUTPS1 T4OUTPS0 TMR4ON T4CKPS1 T4CKPS0 Capture/Compare/PWM Register 4 Low Byte Capture/Compare/PWM Register 4 High Byte Capture/Compare/PWM Register 5 Low Byte Capture/Compare/PWM Register 5 High Byte DC4B1 DC5B1 DC4B0 DC5B0
Legend: = unimplemented, read as 0. Shaded cells are not used by PWM, Timer2 or Timer4. Note 1: This bit is only available in 80-pin and 100-pin devices; otherwise, it is unimplemented and reads as 0.
DS39762C-page 188
Preliminary
PIC18F97J60 FAMILY
17.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULES
The control register for the Enhanced CCPx module is shown in Register 17-1. It differs from the CCP4CON/ CCP5CON registers in that the two Most Significant bits are implemented to control PWM functionality. In addition to the expanded range of modes available through the Enhanced CCPxCON register, the ECCPx modules each have two additional registers associated with Enhanced PWM operation and auto-shutdown features. They are: ECCPxDEL (Dead-Band Delay) ECCPxAS (Auto-Shutdown Configuration)
In the PIC18F97J60 family of devices, three of the CCP modules are implemented as standard CCP modules with Enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user-selectable polarity, dead-band control and automatic shutdown and restart. The Enhanced features are discussed in detail in Section 17.4 Enhanced PWM Mode. Capture, Compare and single-output PWM functions of the ECCPx modules are the same as described for the standard CCPx modules.
REGISTER 17-1:
R/W-0 PxM1 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6
CCPxCON: ENHANCED CCPx CONTROL REGISTER (ECCP1/ECCP2/ECCP3)

R/W-0 PxM0 R/W-0 DCxB1 R/W-0 DCxB0 R/W-0 CCPxM3 R/W-0 CCPxM2 R/W-0 CCPxM1 R/W-0 CCPxM0 bit 0
PxM1:PxM0: Enhanced PWM Output Configuration bits If CCPxM3:CCPxM2 = 00, 01, 10: xx = PxA assigned as Capture/Compare input/output; PxB, PxC, PxD assigned as port pins If CCPxM3:CCPxM2 = 11: 00 = Single output: PxA modulated; PxB, PxC, PxD assigned as port pins 01 = Full-bridge output forward: P1D modulated; P1A active; P1B, P1C inactive 10 = Half-bridge output: P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins 11 = Full-bridge output reverse: P1B modulated; P1C active; P1A, P1D inactive DCxB1:DCxB0: ECCPx Module PWM Duty Cycle bit 1 and bit 0 Capture mode: Unused. Compare mode: Unused. PWM mode: These bits are the 2 LSbs of the 10-bit PWM duty cycle. The 8 MSbs of the duty cycle are found in CCPRxL. CCPxM3:CCPxM0: ECCPx Module Mode Select bits 0000 = Capture/Compare/PWM disabled (resets ECCPx module) 0001 = Reserved 0010 = Compare mode; toggle output on match 0011 = Capture mode 0100 = Capture mode; every falling edge 0101 = Capture mode; every rising edge 0110 = Capture mode; every 4th rising edge 0111 = Capture mode; every 16th rising edge 1000 = Compare mode; initialize ECCPx pin low; set output on compare match (set CCPxIF) 1001 = Compare mode; initialize ECCPx pin high; clear output on compare match (set CCPxIF) 1010 = Compare mode; generate software interrupt only, ECCPx pin reverts to I/O state) 1011 = Compare mode; trigger special event (ECCPx resets TMR1 or TMR3, sets CCPxIF bit, ECCPx trigger also starts A/D conversion if A/D module is enabled)(1) 1100 = PWM mode; PxA, PxC active-high; PxB, PxD active-high 1101 = PWM mode; PxA, PxC active-high; PxB, PxD active-low 1110 = PWM mode; PxA, PxC active-low; PxB, PxD active-high 1111 = PWM mode; PxA, PxC active-low; PxB, PxD active-low Implemented only for ECCP1 and ECCP2; same as 1010 for ECCP3.
bit 5-4
bit 3-0
Note 1:
Preliminary
DS39762C-page 189
PIC18F97J60 FAMILY
17.1 ECCPx Outputs and Configuration
17.1.2
Each of the Enhanced CCPx modules may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated PxA through PxD, are multiplexed with various I/O pins. Some ECCPx pin assignments are constant, while others change based on device configuration. For those pins that do change, the controlling bits are: CCP2MX Configuration bit (80-pin and100-pin devices only) ECCPMX Configuration bit (80-pin and100-pin devices only) Program memory operating mode set by the EMB Configuration bits (100-pin devices only) The pin assignments for the Enhanced CCPx modules are summarized in Table 17-1, Table 17-2 and Table 17-3. To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the PxMx and CCPxMx bits (CCPxCON<7:6> and <3:0>, respectively). The appropriate TRIS direction bits for the corresponding port pins must also be set as outputs.
ECCP2 OUTPUTS AND PROGRAM MEMORY MODES
For 100-pin devices, the program memory mode of the device (Section 5.1.3 PIC18F9XJ60/9XJ65 Program Memory Modes) also impacts pin multiplexing for the module. The ECCP2 input/output (ECCP2/P2A) can be multiplexed to one of three pins. The default assignment (CCP2MX Configuration bit is set) for all devices is RC1. Clearing CCP2MX reassigns ECCP2/P2A to RE7 in 80-pin and 100-pin devices. An additional option exists for 100-pin devices. When these devices are operating in Microcontroller mode, the multiplexing options described above still apply. In Extended Microcontroller mode, clearing CCP2MX reassigns ECCP2/P2A to RB3.
17.1.3
USE OF CCP4 AND CCP5 WITH ECCP1 AND ECCP3
17.1.1
ECCP1/ECCP3 OUTPUTS AND PROGRAM MEMORY MODE
Only the ECCP2 module has four dedicated output pins that are available for use. Assuming that the I/O ports or other multiplexed functions on those pins are not needed, they may be used without interfering with any other CCPx module. ECCP1 and ECCP3, on the other hand, only have three dedicated output pins: ECCPx/PxA, PxB and PxC. Whenever these modules are configured for Quad PWM mode, the pin normally used for CCP4 or CCP5 becomes the PxD output pin for ECCP3 and ECCP1, respectively. The CCP4 and CCP5 modules remain functional but their outputs are overridden.
In 100-pin devices, the use of Extended Microcontroller mode has an indirect effect on the ECCP1 and ECCP3 pins in Enhanced PWM modes. By default, PWM outputs, P1B/P1C and P3B/P3C, are multiplexed to PORTE pins, along with the high-order byte of the external memory bus. When the bus is active in Extended Microcontroller mode, it overrides the Enhanced CCPx outputs and makes them unavailable. Because of this, ECCP1 and ECCP3 can only be used in compatible (single output) PWM modes when the device is in Extended Microcontroller mode and default pin configuration. An exception to this configuration is when a 12-bit address width is selected for the external bus (EMB1:EMB0 Configuration bits = 10). In this case, the upper pins of PORTE continue to operate as digital I/O, even when the external bus is active. P1B/P1C and P3B/P3C remain available for use as Enhanced PWM outputs. If an application requires the use of additional PWM outputs during Extended Microcontroller mode, the P1B/P1C and P3B/P3C outputs can be reassigned to the upper bits of PORTH. This is done by clearing the ECCPMX Configuration bit.
17.1.4
ECCPx MODULES AND TIMER RESOURCES
Like the standard CCPx modules, the ECCPx modules can utilize Timers 1, 2, 3 or 4, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 and Timer4 are available for modules in PWM mode. Additional details on timer resources are provided in Section 16.1.1 CCPx/ECCPx Modules and Timer Resources.
DS39762C-page 190
Preliminary
PIC18F97J60 FAMILY
TABLE 17-1:
ECCP Mode
PIN CONFIGURATIONS FOR ECCP1

CCP1CON Configuration RC2 RD0 or RE6(1) RE5 RG4 RH7(2) RH6(2)
64-Pin Devices; 80-Pin Devices, ECCPMX = 1; 100-Pin Devices, ECCPMX = 1, Microcontroller mode or Extended Microcontroller mode with 12-Bit Address Width: Compatible CCP Dual PWM Quad PWM 00xx 11xx 10xx 11xx x1xx 11xx ECCP1 P1A P1A RD0/RE6 P1B P1B RE5 RE5 P1C RG4/CCP5 RG4/CCP5 P1D RH7/AN15 RH7/AN15 RH7/AN15 RH6/AN14 RH6/AN14 RH6/AN14
80-Pin Devices, ECCPMX = 0; 100-Pin Devices, ECCPMX = 0, All Program Memory modes: Compatible CCP Dual PWM Quad PWM(3) Compatible CCP Legend: Note 1: 2: 3: 00xx 11xx 10xx 11xx x1xx 11xx 00xx 11xx ECCP1 P1A P1A ECCP1 RD0/RE6 RD0/RE6 RD0/RE6 RD0/RE6 RE5/AD13 RE5/AD13 RE5/AD13 RE5/AD13 RG4/CCP5 RG4/CCP5 P1D RG4/CCP5 RH7/AN15 P1B P1B RH7/AN15 RH6/AN14 RH6/AN14 P1C RH6/AN14
100-Pin Devices, ECCPMX = 1, Extended Microcontroller mode with 16-Bit or 20-Bit Address Width: x = Dont care. Shaded cells indicate pin assignments not used by ECCP1 in a given mode. P1B is multiplexed with RD0 on 64-pin devices, and RE6 on 80-pin and 100-pin devices. These pin options are not available on 64-pin devices. With ECCP1 in Quad PWM mode, the CCP5 pins output is overridden by P1D; otherwise, CCP5 is fully operational.
TABLE 17-2:
ECCP Mode

CCP2CON Configuration 00xx 11xx 10xx 11xx x1xx 11xx 00xx 11xx 10xx 11xx x1xx 11xx 00xx 11xx 10xx 11xx x1xx 11xx RB3 RC1 RE7 RE2 RE1 RE0
All Devices, CCP2MX = 1, All Program Memory modes: Compatible CCP Dual PWM Quad PWM Compatible CCP Dual PWM Quad PWM Compatible CCP Dual PWM Quad PWM RB3/INT3 RB3/INT3 RB3/INT3 RB3/INT3 RB3/INT3 RB3/INT3 ECCP2 P2A P2A ECCP2 P2A P2A RC1/T1OS1 RC1/T1OS1 RC1/T1OS1 RC1/T1OS1 RC1/T1OS1 RC1/T1OS1 RE7 RE7 RE7 ECCP2 P2A P2A RE7/AD15 RE7/AD15 RE7/AD15 RE2 P2B P2B RE2 P2B P2B RE2/CS P2B P2B RE1 RE1 P2C RE1 RE1 P2C RE1/WR RE1/WR P2C RE0 RE0 P2D RE0 RE0 P2D RE0/RD RE0/RD P2D
80-Pin and 100-Pin Devices, CCP2MX = 0, Microcontroller mode:
100-Pin Devices, CCP2MX = 0, Extended Microcontroller mode:
Legend: x = Dont care. Shaded cells indicate pin assignments not used by ECCP2 in a given mode.
Preliminary
DS39762C-page 191
PIC18F97J60 FAMILY
TABLE 17-3:
ECCP Mode

CCP3CON Configuration RD1 or RG0(1) RE4 RE3 RD2 or RG3(1) RH5(2) RH4(2)
64-Pin Devices; 80-Pin Devices, ECCPMX = 1; 100-Pin Devices, ECCPMX = 1, Microcontroller mode: Compatible CCP Dual PWM Quad PWM 00xx 11xx 10xx 11xx x1xx 11xx ECCP3 P3A P3A RE4 P3B P3B RE3 RE3 P3C RD2/RG3 RD2/RG3 P3D RH5/AN13 RH5/AN13 RH5/AN13 RH4/AN12 RH4/AN12 RH4/AN12
80-Pin Devices, ECCPMX = 0; 100-Pin Devices, ECCPMX = 0, All Program Memory modes: Compatible CCP Dual PWM Quad PWM(3) Compatible CCP Dual PWM Compatible CCP Legend: Note 1: 2: 3: 00xx 11xx 10xx 11xx x1xx 11xx 00xx 11xx 10xx 11xx 00xx 11xx ECCP3 P3A P3A ECCP3 P3A ECCP3 RE6/AD14 RE6/AD14 RE6/AD14 RE4/AD12 P3B RE6/AD14 RE5/AD13 RE5/AD13 RE5/AD13 RE3/AD11 RE3/AD11 RE5/AD13 RD2/RG3 RD2/RG3 P3D RD2/RG3 RD2/RG3 RD2/RG3 RH5/AN13 P3B P3B RH5/AN13 RH5/AN13 RH5/AN13 RH4/AN12 RH4/AN12 P3C RH4/AN12 RH4/AN12 RH4/AN12
100-Pin Devices, ECCPMX = 1, Extended Microcontroller with 12-Bit Address Width:
100-Pin Devices, ECCPMX = 1, Extended Microcontroller mode with 16-Bit or 20-Bit Address Width: x = Dont care. Shaded cells indicate pin assignments not used by ECCP3 in a given mode. ECCP3/P3A and CCP4/P3D are multiplexed with RD1 and RD2 on 64-pin devices, and RG0 and RG3 on 80-pin and 100-pin devices. These pin options are not available on 64-pin devices. With ECCP3 in Quad PWM mode, the CCP4 pins output is overridden by P3D; otherwise, CCP4 is fully operational.
17.2
Capture and Compare Modes
Except for the operation of the Special Event Trigger discussed below, the Capture and Compare modes of the ECCPx modules are identical in operation to that of CCP4. These are discussed in detail in Section 16.2 Capture Mode and Section 16.3 Compare Mode.
Special Event Triggers are not implemented for ECCP3, CCP4 or CCP5. Selecting the Special Event Trigger mode for these modules has the same effect as selecting the Compare with Software Interrupt mode (CCPxM3:CCPxM0 = 1010). Note: The Special Event Trigger from ECCP2 will not set the Timer1 or Timer3 interrupt flag bits.
17.2.1
SPECIAL EVENT TRIGGER
ECCP1 and ECCP2 incorporate an internal hardware trigger that is generated in Compare mode on a match between the CCPRx register pair and the selected timer. This can be used in turn to initiate an action. This mode is selected by setting CCPxCON<3:0> to 1011. The Special Event Trigger output of either ECCP1 or ECCP2 resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPRx register to effectively be a 16-Bit Programmable Period register for Timer1 or Timer3. In addition, the ECCP2 Special Event Trigger will also start an A/D conversion if the A/D module is enabled.
17.3
Standard PWM Mode
When configured in Single Output mode, the ECCPx modules function identically to the standard CCPx modules in PWM mode, as described in Section 16.4 PWM Mode. This is also sometimes referred to as Compatible CCP mode, as in Tables 17-1 through 17-3. Note: When setting up single output PWM operations, users are free to use either of the processes described in Section 16.4.3 Setup for PWM Operation or Section 17.4.9 Setup for PWM Operation. The latter is more generic but will work for either single or multi-output PWM.
DS39762C-page 192
Preliminary
PIC18F97J60 FAMILY
17.4 Enhanced PWM Mode
The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCPx modules and offers up to four outputs, designated PxA through PxD. Users are also able to select the polarity of the signal (either active-high or active-low). The modules output mode and polarity are configured by setting the PxM1:PxM0 and CCPxM3CCPxM0 bits of the CCPxCON register (CCPxCON<7:6> and <3:0>, respectively). For the sake of clarity, Enhanced PWM mode operation is described generically throughout this section with respect to ECCP1 and TMR2 modules. Control register names are presented in terms of ECCP1. All three Enhanced modules, as well as the two timer resources, can be used interchangeably and function identically. TMR2 or TMR4 can be selected for PWM operation by selecting the proper bits in T3CON. Figure 17-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the ECCP1 Dead-Band Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead, offset by one full instruction cycle (4 TOSC). As before, the user must manually configure the appropriate TRIS bits for output.
17.4.1
PWM PERIOD
The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation:
EQUATION 17-1:
PWM Period = [(PR2) + 1] 4 TOSC (TMR2 Prescale Value) PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle: TMR2 is cleared The ECCP1 pin is set (if PWM duty cycle = 0%, the ECCP1 pin will not be set) The PWM duty cycle is copied from CCPR1L into CCPR1H Note: The Timer2 postscaler (see Section 13.0 Timer2 Module) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.
FIGURE 17-1:
SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE

CCP1CON<5:4> P1M1<1:0> 2 CCP1M<3:0> 4 ECCP1/P1A TRISx<x>
Duty Cycle Registers CCPR1L
ECCP1/P1A
CCPR1H (Slave) Comparator TMR2 (Note 1) S Comparator Clear Timer, set ECCP1 pin and latch D.C. R Q
P1B Output Controller P1C TRISx<x> P1D TRISx<x> ECCP1DEL TRISx<x>
P1B
P1C
P1D
PR2
Note: The 8-bit timer TMR2 register is concatenated with the 2-bit internal Q clock, or 2 bits of the prescaler, to create the 10-bit time base.
Preliminary
DS39762C-page 193
PIC18F97J60 FAMILY
17.4.2 PWM DUTY CYCLE
Note: The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> bits contain the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the equation: If the PWM duty cycle value is longer than the PWM period, the ECCP1 pin will not be cleared.
17.4.3
PWM OUTPUT CONFIGURATIONS
The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations: Single Output Half-Bridge Output Full-Bridge Output, Forward mode Full-Bridge Output, Reverse mode
EQUATION 17-2:
PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) TOSC (TMR2 Prescale Value) CCPR1L and CCP1CON<5:4> can be written to at any time but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register. The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the ECCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation:
The Single Output mode is the standard PWM mode discussed in Section 17.4 Enhanced PWM Mode. The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow. The general relationship of the outputs in all configurations is summarized in Figure 17-2.
EQUATION 17-3:
log FOSC FPWM PWM Resolution (max) = log(2)
) bits
TABLE 17-4:
EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

2.44 kHz 16 FFh 10 9.77 kHz 4 FFh 10 39.06 kHz 1 FFh 10 156.25 kHz 1 3Fh 8 312.50 kHz 1 1Fh 7 416.67 kHz 1 17h 6.58
PWM Frequency Timer Prescaler (1, 4, 16) PR2 Value Maximum Resolution (bits)
DS39762C-page 194
Preliminary
PIC18F97J60 FAMILY
FIGURE 17-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)
SIGNAL 0 Duty Cycle Period 00 (Single Output) P1A Modulated P1A Modulated 10 (Half-Bridge) P1B Modulated P1A Active 01 (Full-Bridge, Forward) P1B Inactive P1C Inactive P1D Modulated P1A Inactive 11 (Full-Bridge, Reverse) P1B Modulated P1C Active P1D Inactive PR2 + 1 CCP1CON<7:6>
Delay(1)
Delay(1)
FIGURE 17-3:
PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

SIGNAL 0 Duty Cycle Period PR2 + 1
CCP1CON<7:6>
00
(Single Output)
P1A Modulated P1A Modulated
10
(Half-Bridge)
P1B Modulated P1A Active
Delay(1)
Delay(1)
01
(Full-Bridge, Forward)
P1B Inactive P1C Inactive P1D Modulated P1A Inactive
11
(Full-Bridge, Reverse)
P1B Modulated P1C Active P1D Inactive
Relationships: Period = 4 * TOSC * (PR2 + 1) * (TMR2 Prescale Value) Duty Cycle = TOSC * (CCPR1L<7:0>:CCP1CON<5:4>) * (TMR2 Prescale Value) Delay = 4 * TOSC * (ECCP1DEL<6:0>) Note 1: Dead-band delay is programmed using the ECCP1DEL register (Section 17.4.6 Programmable Dead-Band Delay).
Preliminary
DS39762C-page 195
PIC18F97J60 FAMILY
17.4.4 HALF-BRIDGE MODE FIGURE 17-4:
Period Duty Cycle P1A(2) td P1B(2)
(1)
In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 17-4). This mode can be used for half-bridge applications, as shown in Figure 17-5, or for full-bridge applications, where four power switches are being modulated with two PWM signals. In Half-Bridge Output mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, P1DC6:P1DC0, sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See Section 17.4.6 Programmable Dead-Band Delay for more details on dead-band delay operations. Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTE<6> data latches, the TRISC<2> and TRISE<6> bits must be cleared to configure P1A and P1B as outputs.
HALF-BRIDGE PWM OUTPUT

Period
td
(1)
(1)
td = Dead Band Delay Note 1: At this time, the TMR2 register is equal to the PR2 register. 2: Output signals are shown as active-high.
FIGURE 17-5:
EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS

V+
Standard Half-Bridge Circuit (Push-Pull) PIC18F97J60 P1A FET Driver
+ V Load + V -
FET Driver P1B
Half-Bridge Output Driving a Full-Bridge Circuit V+ PIC18F97J60 P1A
V-
FET Driver
FET Driver
FET Driver P1B
Load
FET Driver
V-
DS39762C-page 196
Preliminary
PIC18F97J60 FAMILY
17.4.5 FULL-BRIDGE MODE
In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 17-6. P1A, P1B, P1C and P1D outputs are multiplexed with the data latches of the port pins listed in Table 17-1 and Table 17-3. The corresponding TRIS bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.
FIGURE 17-6:
Forward Mode
FULL-BRIDGE PWM OUTPUT
Period P1A(2) Duty Cycle P1B(2)
P1C(2)
P1D(2) (1) Reverse Mode Period Duty Cycle P1A(2) P1B(2) P1C(2) (1)
P1D(2) (1) Note 1: At this time, the TMR2 register is equal to the PR2 register. Note 2: Output signal is shown as active-high. (1)
Preliminary
DS39762C-page 197
PIC18F97J60 FAMILY
FIGURE 17-7: EXAMPLE OF FULL-BRIDGE APPLICATION
V+
PIC18F97J60 P1A
FET Driver
QA
QC
FET Driver
P1B FET Driver
Load FET Driver
P1C
QB
QD
VP1D
17.4.5.1
Direction Change in Full-Bridge Mode
1. 2.
In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows users to control the forward/ reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle. Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of (4 TOSC * (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS bits (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 17-8. Note that in Full-Bridge Output mode, the ECCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:
The direction of the PWM output changes when the duty cycle of the output is at or near 100%. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.
Figure 17-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs, P1A and P1D, become inactive, while output, P1C, becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices, QC and QD (see Figure 17-7), for the duration of t. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward. If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met: 1. 2. Reduce PWM for a PWM period before changing directions. Use switch drivers that can drive the switches off faster than they can drive them on.
Other options to prevent shoot-through current may exist.
DS39762C-page 198
Preliminary
PIC18F97J60 FAMILY
FIGURE 17-8:
SIGNAL P1A (Active-High) P1B (Active-High) DC P1C (Active-High) P1D (Active-High) DC Note 1: The direction bit in the ECCP1 Control register (CCP1CON<7>) is written at any time during the PWM cycle. 2: When changing directions, the P1A and P1C signals switch before the end of the current PWM cycle at intervals of 4 TOSC, 16 TOSC or 64 TOSC, depending on the Timer2 prescaler value. The modulated P1B and P1D signals are inactive at this time. (Note 2)
PWM DIRECTION CHANGE

Period(1) Period
FIGURE 17-9:
PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE

Forward Period t1 Reverse Period
P1A(1) P1B(1) P1C(1) P1D(1) External Switch C(1) DC
DC tON(2) tOFF(3)
External Switch D(1) Potential Shoot-Through Current(1) Note 1: All signals are shown as active-high. 2: tON is the turn-on delay of power switch QC and its driver. 3: tOFF is the turn-off delay of power switch QD and its driver. t = tOFF tON(2,3)
Preliminary
DS39762C-page 199
PIC18F97J60 FAMILY
17.4.6 PROGRAMMABLE DEAD-BAND DELAY
In half-bridge applications, where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (shoot-through current) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off. In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 17-4 for illustration. The lower seven bits of the ECCP1DEL register (Register 17-2) set the delay period in terms of microcontroller instruction cycles (TCY or 4 TOSC). A shutdown event can be caused by either of the two comparator modules or the FLT0 pin (or any combination of these three sources). The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a low-level digital signal on the FLT0 pin can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCP1AS2:ECCP1AS0 bits (ECCP1AS<6:4>). When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSS1AC1:PSS1AC0 and PSS1BD1:PSS1BD0 bits (ECCP1AS<3:0>). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCP1ASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states. The ECCP1ASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCP1ASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECC1PASE bit is automatically cleared when the cause of the auto-shutdown has cleared. If the ECCP1ASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCP1ASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period. Note: Writing to the ECCP1ASE bit is disabled while a shutdown condition is active.
17.4.7
ENHANCED PWM AUTO-SHUTDOWN
When the ECCP1 is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs.
REGISTER 17-2:
R/W-0 P1RSEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7
ECCP1DEL: ECCP1 DEAD-BAND DELAY REGISTER

R/W-0 P1DC6 R/W-0 P1DC5 R/W-0 P1DC4 R/W-0 P1DC3 R/W-0 P1DC2 R/W-0 P1DC1 R/W-0 P1DC0 bit 0
P1RSEN: PWM Restart Enable bit 1 = Upon auto-shutdown, the ECCP1ASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically 0 = Upon auto-shutdown, ECCP1ASE must be cleared in software to restart the PWM P1DC6:P1DC0: PWM Delay Count bits Delay time, in number of FOSC/4 (4 * TOSC) cycles, between the scheduled time and actual time for a PWM signal to transition to active.
bit 6-0
DS39762C-page 200
Preliminary
PIC18F97J60 FAMILY
REGISTER 17-3:
R/W-0 ECCP1ASE bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
ECCP1AS: ECCP1 AUTO-SHUTDOWN CONFIGURATION REGISTER

R/W-0 R/W-0 ECCP1AS1 R/W-0 ECCP1AS0 R/W-0 PSS1AC1 R/W-0 PSS1AC0 R/W-0 PSS1BD1 R/W-0 PSS1BD0 bit 0
ECCP1AS2
ECCP1ASE: ECCP1 Auto-Shutdown Event Status bit 0 = ECCP1 outputs are operating 1 = A shutdown event has occurred; ECCP1 outputs are in shutdown state ECCP1AS2:ECCP1AS0: ECCP1 Auto-Shutdown Source Select bits 000 = Auto-shutdown is disabled 001 = Comparator 1 output 010 = Comparator 2 output 011 = Either Comparator 1 or 2 100 = FLT0 101 = FLT0 or Comparator 1 110 = FLT0 or Comparator 2 111 = FLT0 or Comparator 1 or Comparator 2 PSS1AC1:PSS1AC0: Pins A and C Shutdown State Control bits 00 = Drive Pins A and C to 0 01 = Drive Pins A and C to 1 1x = Pins A and C tri-state PSS1BD1:PSS1BD0: Pins B and D Shutdown State Control bits 00 = Drive Pins B and D to 0 01 = Drive Pins B and D to 1 1x = Pins B and D tri-state
bit 6-4
bit 3-2
bit 1-0
17.4.7.1
Auto-Shutdown and Automatic Restart
The Auto-Shutdown mode can be forced by writing a 1 to the ECCP1ASE bit.
The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the P1RSEN bit of the ECCP1DEL register (ECCP1DEL<7>). In Shutdown mode with P1RSEN = 1 (Figure 17-10), the ECCP1ASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCP1ASE bit is cleared. If P1RSEN = 0 (Figure 17-11), once a shutdown condition occurs, the ECCP1ASE bit will remain set until it is cleared by firmware. Once ECCP1ASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period. Note: Writing to the ECCP1ASE bit is disabled while a shutdown condition is active.
17.4.8
START-UP CONSIDERATIONS
When the ECCP1 module is used in the PWM mode, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the OFF state until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s). The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended since it may result in damage to the application circuits.
Independent of the P1RSEN bit setting, if the auto-shutdown source is one of the comparators, the shutdown condition is a level. The ECCP1ASE bit cannot be cleared as long as the cause of the shutdown persists.
Preliminary
DS39762C-page 201
PIC18F97J60 FAMILY
The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP1 module may cause damage to the application circuit. The ECCP1 module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.
FIGURE 17-10:
PWM AUTO-SHUTDOWN (P1RSEN = 1, AUTO-RESTART ENABLED)

PWM Period
Shutdown Event ECCP1ASE bit PWM Activity Normal PWM Start of PWM Period Shutdown Shutdown Event Occurs Event Clears PWM Resumes
FIGURE 17-11:
PWM AUTO-SHUTDOWN (P1RSEN = 0, AUTO-RESTART DISABLED)

PWM Period
Shutdown Event ECCP1ASE bit PWM Activity Normal PWM Start of PWM Period ECCP1ASE Cleared by Shutdown Shutdown Firmware PWM Event Occurs Event Clears Resumes
DS39762C-page 202
Preliminary
PIC18F97J60 FAMILY
17.4.9 SETUP FOR PWM OPERATION
8. The following steps should be taken when configuring the ECCP1 module for PWM operation: 1. Configure the PWM pins P1A and P1B (and P1C and P1D, if used) as inputs by setting the corresponding TRIS bits. Set the PWM period by loading the PR2 (PR4) register. Configure the ECCP1 module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values: Select one of the available output configurations and direction with the P1M1:P1M0 bits. Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits. Set the PWM duty cycle by loading the CCPR1L register and the CCP1CON<5:4> bits. For auto-shutdown: Disable auto-shutdown; ECCP1ASE = 0 Configure auto-shutdown source Wait for Run condition For Half-Bridge Output mode, set the dead-band delay by loading ECCP1DEL<6:0> with the appropriate value. If auto-shutdown operation is required, load the ECCP1AS register: Select the auto-shutdown sources using the ECCP1AS2:ECCP1AS0 bits. Select the shutdown states of the PWM output pins using PSS1AC1:PSS1AC0 and PSS1BD1:PSS1BD0 bits. Set the ECCP1ASE bit (ECCP1AS<7>). If auto-restart operation is required, set the P1RSEN bit (ECCP1DEL<7>). 9. Configure and start TMR2 (TMR4): Clear the TMRx interrupt flag bit by clearing the TMRxIF bit (PIR1<1> for Timer2 or PIR3<3> for Timer4). Set the TMRx prescale value by loading the TxCKPS bits (T2CON<1:0> for Timer2 or T4CON<1:0> for Timer4). Enable Timer2 (or Timer4) by setting the TMRxON bit (T2CON<2> for Timer2 or T4CON<2> for Timer4). 10. Enable PWM outputs after a new PWM cycle has started: Wait until TMR2 (TMR4) overflows (TMRxIF bit is set). Enable the ECCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRIS bits. Clear the ECCP1ASE bit (ECCP1AS<7>).
2. 3.
4. 5.
17.4.10
EFFECTS OF A RESET
6.
Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCPx/ECCPx registers to their Reset states. This forces the Enhanced CCPx modules to reset to a state compatible with the standard CCPx modules.
7.
Preliminary
DS39762C-page 203
PIC18F97J60 FAMILY
TABLE 17-5:
Name INTCON RCON PIR1 PIE1 IPR1 PIR2 PIE2 IPR2 PIR3 PIE3 IPR3 TRISB TRISC TRISD(1) TRISE TRISG TRISH(2) TMR1L TMR1H T1CON TMR2 T2CON PR2 TMR3L TMR3H T3CON TMR4 T4CON PR4 CCPRxL(3) CCPRxH(3) CCPxCON(3) ECCPxAS(3) ECCPxDEL(3) Legend: Note 1: 2: 3:
REGISTERS ASSOCIATED WITH ECCPx MODULES AND TIMER1 TO TIMER4

Bit 7 GIE/GIEH IPEN PSPIF PSPIE PSPIP OSCFIF OSCFIE OSCFIP SSP2IF SSP2IE SSP2IP TRISB7 TRISC7 TRISD7 TRISE7(2) TRISG7 TRISH7 Bit 6 PEIE/GIEL ADIF ADIE ADIP CMIF CMIE CMIP BCL2IF BCL2IE BCL2IP TRISB6 TRISC6 TRISD6 TRISE6(2) TRISG6 TRISH6 Bit 5 TMR0IE CM RC1IF RC1IE RC1IP ETHIF ETHIE ETHIP RC2IF RC2IE RC2IP TRISB5 TRISC5 TRISD5 TRISE5 TRISG5 TRISH5 Bit 4 INT0IE RI TX1IF TX1IE TX1IP r r r TX2IF TX2IE TX2IP TRISB4 TRISC4 TRISD4 TRISE4 TRISG4 TRISH4 Bit 3 RBIE TO SSP1IF SSP1IE SSP1IP BCL1IF BCL1IE BCL1IP TMR4IF TMR4IE TMR4IP TRISB3 TRISC3 TRISD3 TRISE3 TRISG3(2) TRISH3 Bit 2 TMR0IF PD CCP1IF CCP1IE CCP1IP CCP5IF CCP5IE CCP5IP TRISB2 TRISC2 TRISD2 TRISE2 TRISG2 TRISH2 Bit 1 INT0IF POR TMR2IF TMR2IE TMR2IP TMR3IF TMR3IE TMR3IP CCP4IF CCP4IE CCP4IP TRISB1 TRISC1 TRISD1 TRISE1 TRISG1 TRISH1 Bit 0 RBIF BOR TMR1IF TMR1IE TMR1IP CCP2IF CCP2IE CCP2IP CCP3IF CCP3IE CCP3IP TRISB0 TRISC0 TRISD0 TRISE0 TRISG0(2) TRISH0 Reset Values on Page: 59 60 61 61 61 61 61 61 61 61 61 61 61 61 61 61 61 60 60 T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR2ON TMR1CS T2CKPS1 TMR1ON T2CKPS0 60 60 60 60 60 60 T3CKPS1 T3CKPS0 T3CCP1 T3SYNC TMR4ON TMR3CS T4CKPS1 TMR3ON T4CKPS0 61 62 62 62 60 60 CCPxM3 PSSXAC1 PxDC3 CCPxM2 PSSXAC0 PxDC2 CCPxM1 PSSXBD1 PxDC1 CCPxM0 PSSXBD0 PxDC0 60 60, 63 63
Timer1 Register Low Byte Timer1 Register High Byte RD16 Timer2 Register T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 Timer2 Period Register Timer3 Register Low Byte Timer3 Register High Byte RD16 Timer4 Register T4OUTPS3 T4OUTPS2 T4OUTPS1 T4OUTPS0 Timer4 Period Register Capture/Compare/PWM Register x Low Byte Capture/Compare/PWM Register x High Byte PxM1 PxRSEN PxM0 PxDC6 DCxB1 PxDC5 DCxB0 PxDC4 ECCPXASE ECCPXAS2 ECCPXAS1 ECCPXAS0 T3CCP2 T1RUN
= unimplemented, read as 0, r = reserved. Shaded cells are not used during ECCPx operation. Applicable to 64-pin devices only. Registers and/or specific bits are unimplemented on 64-pin devices. Generic term for all of the identical registers of this name for all Enhanced CCPx modules, where x identifies the individual module (ECCP1, ECCP2 or ECCP3). Bit assignments and Reset values for all registers of the same generic name are identical.
DS39762C-page 204
Preliminary
PIC18F97J60 FAMILY
18.0 ETHERNET MODULE
All members of the PIC18F97J60 family of devices feature an embedded Ethernet controller module. This is a complete connectivity solution, including full implementations of both Media Access Control (MAC) and Physical Layer transceiver (PHY) modules. Two pulse transformers and a few passive components are all that are required to connect the microcontroller directly to an Ethernet network. The Ethernet module meets all of the IEEE 802.3 specifications for 10-BaseT connectivity to a twisted-pair network. It incorporates a number of packet filtering schemes to limit incoming packets. It also provides an internal DMA module for fast data throughput and hardware assisted IP checksum calculations. Provisions are also made for two LED outputs to indicate link and network activity. A simple block diagram of the module is shown in Figure 18-1. The Ethernet module consists of five major functional blocks: 1. The PHY transceiver module that encodes and decodes the analog data that is present on the twisted-pair interface and sends or receives it over the network. The MAC module that implements IEEE 802.3 compliant MAC logic and provides Media Independent Interface Management (MIIM) to control the PHY. An independent, 8-Kbyte RAM buffer for storing packets that have been received and packets that are to be transmitted. An arbiter to control access to the RAM buffer when requests are made from the microcontroller core, DMA, transmit and receive blocks. The register interface that functions as an interpreter of commands and internal status signals between the module and the microcontrollers SFRs.
2.
3.
4.
5.
FIGURE 18-1:
ETHERNET MODULE BLOCK DIAGRAM

RX RXBM MAC PHY MII Interface ch0 DMA and IP Checksum TPIN+ TX ch1 TXBM RX TPINTX TPOUT+ TPOUT-
8-Kbyte Ethernet RAM Buffer
Arbiter ch0 ch1 ch2
RXF (Filter)
Ethernet Buffer Addresses
Ethernet Data
Flow Control Host Interface
MIIM Interface
RBIAS
Ethernet Buffer Pointers
EDATA
Ethernet Control MIRD/MIWR MIREGADR PHY Register Data PHY Register Addresses
Microcontroller SFRs
LEDA/LEDB Control
Microcontroller Data Bus
Preliminary
DS39762C-page 205
PIC18F97J60 FAMILY
18.1
18.1.1
Physical Interfaces and External Connections

SIGNAL AND POWER INTERFACES
PIC18F97J60 family devices all provide a dedicated 4-pin signal interface for the Ethernet module. No other microcontroller or peripheral functions are multiplexed with these pins, so potential device configuration conflicts do not need to be considered. The pins are: TPIN+: Differential plus twisted-pair input TPIN-: Differential minus twisted-pair input TPOUT+: Differential plus twisted-pair output TPOUT-: Differential minus twisted-pair output
The LEDs can be individually configured to automatically display link status, RX/TX activity, etc. A configurable stretch capability prolongs the LED blink duration for short events, such as a single packet transmit, allowing human perception. The options are controlled by the PHLCON register (Register 18-13). Typical values for blink stretch are listed in Table 18-1.
TABLE 18-1:
LED BLINK STRETCH LENGTH

Typical Stretch (ms) 40 70 140
Stretch Length TNSTRCH (normal) TMSTRCH (medium) TLSTRCH (long)
No provisions are made for providing or receiving digital Ethernet data from an external Ethernet PHY. In addition to the signal connections, the Ethernet module has its own independent voltage source and ground connections for the PHY module. Separate connections are provided for the receiver (VDDRX and VSSRX), the transmitter (VDDTX and VSSTX) and the transmitters internal PLL (VDDPLL and VSSPLL). Although the voltage requirements are the same as VDD and VSS for the microcontroller, the pins are not internally connected. For the Ethernet module to operate properly, supply voltage and ground must be connected to these pins. All of the microcontrollers power and ground supply pins should be externally connected to the same power source or ground node, with no inductors or other filter components between the microcontroller and Ethernet modules VDD pins. Besides the independent voltage connections, the PHY module has a separate bias current input pin, RBIAS. A bias current, derived from an external resistor, must be applied to RBIAS for proper transceiver operation.
18.1.3
OSCILLATOR REQUIREMENTS
The Ethernet module is designed to operate at 25 MHz. This is provided by the primary microcontroller clock, either with a 25 MHz crystal connected to the OSC1 and OSC2 pins or an external clock source connected to the OSC1 pin. No provision is made to clock the module from a different source. To maintain the required clock frequency, the microcontroller can operate only from the primary oscillator source (PRI_RUN or PRI_IDLE modes) while the Ethernet module is enabled. Using any other power-managed mode will require that the Ethernet module be disabled.
18.1.3.1
Start-up Timer
18.1.2
LED CONFIGURATION
The PHY module provides separate outputs to drive the standard Ethernet indicators, LEDA and LEDB. The LED outputs are multiplexed with PORTA pins RA0 and RA1. Their use as LED outputs is enabled by setting the Configuration bit, ETHLED (Register 24-6, CONFIG3H<2>). When configured as LED outputs, RA0/LEDA and RA1/LEDB have sufficient drive capacity (up to 25 mA) to directly power the LEDs. The pins must always be configured to supply (source) current to the LEDs. Users must also configure the pins as outputs by clearing TRISA<1:0>.
The Ethernet module contains a start-up timer, independent of the microcontrollers OST, to ensure that the PHY modules PLL has stabilized before operation. Clearing the module enable bit, ETHEN (ECON2<5>), clears the PHYRDY status bit (ESTAT<0>). Setting the ETHEN bit causes this start-up timer to start counting. When the timer expires, after 1 ms, the PHYRDY bit will be automatically set. After enabling the module by setting the ETHEN bit, the application software should always poll PHYRDY to determine when normal Ethernet operation can begin.
DS39762C-page 206
Preliminary
PIC18F97J60 FAMILY
18.1.4 MAGNETICS, TERMINATION AND OTHER EXTERNAL COMPONENTS
To complete the Ethernet interface, the Ethernet module requires several standard components to be installed externally. These components should be connected as shown in Figure 18-2. The internal analog circuitry in the PHY module requires that an external resistor (2.26 k) be attached from RBIAS to ground. The resistor influences the TPOUT+/signal amplitude. It should be placed as close as possible to the chip with no immediately adjacent signal traces to prevent noise capacitively coupling into the pin and affecting the transmit behavior. It is recommended that the resistor be a surface mount type. On the TPIN+/TPIN- and TPOUT+/TPOUT- pins, 1:1 center-tapped pulse transformers rated for Ethernet operations (10/100 or 10/100/1000) are required. When the Ethernet module is enabled, current is continually sunk through both TPOUT pins. When the PHY is actively transmitting, a differential voltage is created on the Ethernet cable by varying the relative current sunk by TPOUT+ compared to TPOUT-. A common-mode choke on the PHY side of the interface (i.e., between the microcontrollerss TPOUT pins and the Ethernet transformer) is not recommend. If a common-mode choke is used to reduce EMI emissions, it should be placed between the Ethernet transformer and pins 1 and 2 of the RJ-45 connector. Many Ethernet transformer modules include common-mode chokes inside the same device package. The transformers should have at least the isolation rating specified in Table 27-28 to protect against static voltages and meet IEEE 802.3 isolation requirements (see Section 27.5 Ethernet Specifications and Requirements for specific transformer requirements). Both transmit and receive interfaces additionally require two resistors and a capacitor to properly terminate the transmission line, minimizing signal reflections. All power supply pins must be externally connected to the same power source. Similarly, all ground references must be externally connected to the same ground node. Each VDD and VSS pin pair should have a 0.1 F ceramic bypass capacitor placed as close to the pins as possible. Since relatively high currents are necessary to operate the twisted-pair interface, all wires should be kept as short as possible. Reasonable wire widths should be used on power wires to reduce resistive loss. If the differential data lines cannot be kept short, they should be routed in such a way as to have a 100 characteristic impedance.
FIGURE 18-2:
EXTERNAL COMPONENTS REQUIRED FOR ETHERNET OPERATION

1 3.3V CMC(3) TPOUT+ 49.9, 1% Ferrite Bead(1,2) 0.1 F(2) 1:1 CT CMC(3) 49.9, 1% OSC2 49.9, 1% TPIN0.1 F 1:1 CT
PIC18FXXJ6X
RJ-45 1 2 3 4 5 6 7
C1
(4)
OSC1 25 MHz TPOUTTPIN+ C2

(4)
49.9, 1%
75(2)
75(2)
75(2)
LEDA
LEDB
RBIAS 2.26 k, 1%
75(2)
1 nF, 2 kV(3)
Note
1: 2: 3: 4:
Ferrite Bead should be rated for at least 80 mA. These components are installed for EMI reduction purposes. Power Over Ethernet applications may require their removal. Recommended insertion point for Common-Mode Chokes (CMCs) if required for EMI reduction. See Section 2.3 Crystal Oscillator/Ceramic Resonators (HS Modes) for recommended values.
Preliminary
DS39762C-page 207
PIC18F97J60 FAMILY
18.2 Ethernet Buffer and Register Spaces
The Ethernet buffer and PHY control registers are contained entirely within the Ethernet module and cannot be accessed directly by the microcontroller. Data is transferred between the Ethernet and microcontroller by using buffer and pointer registers mapped in the microcontrollers SFR space. The relationships between the SFRs and the Ethernet modules memory spaces are shown in Figure 18-3.
The Ethernet module uses three independent memory spaces for its operations: An Ethernet RAM buffer which stores packet data as it is received and being prepared for transmission. A set of 8-bit Special Function Registers (SFRs), used to control the module and pass data back and forth between the module and microcontroller core. A separate set of 16-bit PHY registers used specifically for PHY control and status reporting.
FIGURE 18-3:
RELATIONSHIP BETWEEN MICROCONTROLLER AND ETHERNET MEMORY SPACES

Ethernet Module Ethernet Buffer EDATA Ethernet Data 0000h
Microcontroller SFRs
ERDPT(H:L) EWRPT(H:L) ETXST(H:L) ETXND(H:L) ERXST(H:L) ERXND(H:L) ERXRDPT(H:L) ERXWRPT(H:L)
1FFFh Buffer Address
PHY Registers PHY Register Data (In/Out)
00h 1Fh
MIRD(H:L) MIWR(H:L) MIREGADR PHY Register Address
Note:
Microcontroller SFRs are not shown in the order of their placement in the data memory space. Memory areas are not shown to scale.
DS39762C-page 208
Preliminary
PIC18F97J60 FAMILY
18.2.1 ETHERNET BUFFER AND BUFFER POINTER REGISTERS
The Ethernet buffer contains the transmit and receive memory used by the Ethernet controller. The entire buffer is 8 Kbytes, divided into separate receive and transmit buffer spaces. The sizes and locations of transmit and receive memory are fully definable using the pointers in the Ethernet SFR space. The organization of the memory space and the relationships of the pointers are shown in Figure 18-4. The buffer is always accessible through the EDATA and Ethernet Pointer SFRs, regardless of whether or not the Ethernet module is enabled. This makes the buffer potentially useful for applications requiring large amounts of RAM and that do not require Ethernet communication. In these instances, disabling the Ethernet module reduces overall power usage but does not prevent buffer access. By design, the Ethernet memory buffer is unable to support a set of operations where EDATA is used as both an operand and a data destination. Failure to observe these restrictions will result in a corrupted read or write. Also, due to the read-modify-write architecture of the processor core, single-cycle instructions which write to the EDATA register will have a side effect of automatically incrementing the ERDPT registers when AUTOINC is set. Using double-cycle MOVFF, MOVSF and MOVSS instructions to write to EDATA will not affect the Read Pointer. See the following note for examples. Note: Any single instruction that performs both a read and write to the EDATA SFR register will result in a corrupted operation. Unsupported examples:
INCF XORWF MOVFF MOVFF EDATA, EDATA, EDATA, INDF0, F F EDATA EDATA; (FSR0 = F61h)
18.2.1.1
Reading and Writing to the Buffer
The Ethernet buffer contents are accessed through the EDATA register, which acts as a window from the microcontroller data bus into the buffer. The location of that window is determined by either the ERDPT or EWRPT Pointers, depending on the operation being performed. For example, writing to EDATA causes a write to the Ethernet buffer at the address currently indicated by EWRPT register pair. Similarly, moving the contents of EDATA to another register actually moves the buffer contents at the address indicated by the ERDPT Pointer. When the AUTOINC bit (ECON2<7>) is set, the associated Read or Write Pointer increments by one address following each read or write operation. This eliminates the need to constantly update a pointer after each read or write, simplifying multiple sequential operations. By default, the AUTOINC bit is set. While sequentially reading from the receive buffer, a wrapping condition will occur at the end of the receive buffer. A read of EDATA from the address programmed into the ERXND Pointers will cause the ERDPT registers to be incremented to the value contained in the ERXST Pointers. Writing to the buffer, on the other hand, does not result in automatic wrapping.
Instructions that only perform one read or one write are permitted. Supported examples:
INCF MOVF MOVFF EDATA, W EDATA, W INDF0, EDATA; (FSR0 != F61h)
Single-cycle, write-only instructions, while valid, will have a side effect of also incrementing the ERDPT registers when AUTOINC is enabled. Examples incrementing both ERDPT and EWRPT:
CLRF SETF MOVWF EDATA EDATA EDATA
Preliminary
DS39762C-page 209
PIC18F97J60 FAMILY
FIGURE 18-4: ETHERNET BUFFER ORGANIZATION
Transmit Buffer Start (ETXSTH:ETXSTL) Buffer Write Pointer (EWRPTH:EWRPTL) Transmit Buffer End (ETXNDH:ETXNDL) Receive Buffer Start (ERXSTH:ERXSTL) AAh Transmit Buffer 0000h
Write Buffer Data (data AAh moved to EDATA)
Receive Buffer (Circular FIFO)
Buffer Read Pointer (ERDPTH:ERDPTL)
55h
Read Buffer Data (data 55h moved out of EDATA)
Receive Buffer End (ERXNDH:ERXNDL)
1FFFh
DS39762C-page 210
Preliminary
PIC18F97J60 FAMILY
18.2.1.2 Receive Buffer
The receive buffer constitutes a circular FIFO buffer managed by hardware. The register pairs, ERXSTH:ERXSTL and ERXNDH:ERXNDL, serve as pointers to define the buffers size and location within the memory. The byte pointed to by the ERXST pair and the byte pointed to by the ERXND pair are both included in the FIFO buffer. As bytes of data are received from the Ethernet interface, they are written into the receive buffer sequentially. However, after the memory pointed to by the ERXND Pointers is written to, the hardware will automatically write the next byte of received data to the memory pointed to by the ERXST pair. As a result, the receive hardware will never write outside the boundaries of the FIFO. The user may program the ERXST and ERXND Pointers while the receive logic is disabled. The pointers must not be modified while the receive logic is enabled (ERXEN (ECON1<2>) is set). The buffer hardware uses an Internal Pointer (not mapped to any user-accessible registers) to determine where unvalidated incoming data is to be written. When a packet has been completely received and validated, the read-only ERXWRPTH:ERXWRPTL registers are updated with the Internal Pointers value. Thus, the ERXWRPT registers define the general area in the receive buffer where data is currently being written. This makes it useful for determining how much free space is available within the FIFO. The ERXRDPT registers define a location within the FIFO where the receive hardware is forbidden to write to. In normal operation, the receive hardware will write data up to, but not including, the memory pointed to by the ERXRDPT registers. If the FIFO fills up with data and new data continues to arrive, the hardware will not overwrite the previously received data. Instead, the incoming data will be thrown away and the old data will be preserved. In order to continuously receive new data, the application must periodically advance this pointer whenever it finishes processing some, or all, of the old received data. An example of how the Receive Buffer Pointers and packet data are related in the circular buffer scheme is shown in Figure 18-5. Note that while four packets are shown in this example, the actual number of packets may be greater or lesser.
FIGURE 18-5:
CIRCULAR FIFO BUFFER AND THE RELATIONSHIPS OF THE POINTERS

ERXST ERXND
ERXRDPT: Sets boundary that Internal Write Pointer cannot advance beyond. Prevents Internal Write Pointer from moving into Packet 1s data space.
PB
ERDPT: Data being read out to application.
Packet 1 (being processed by application)
Unused Buffer (may contain old data)
Internal Write Hardware Pointer points to the buffer location being written (packet data is still being received).
PB Packet 2
Packet 4 (currently being received) ERXWRPT: Shows the end of the last complete received packet.
Packet 3
PB Direction of reading and writing data (lower to higher buffer addresses)
PB PB: Packet Boundary, as defined by the Next Packet Pointers that precede each packet.
Preliminary
DS39762C-page 211
PIC18F97J60 FAMILY
18.2.1.3 Transmit Buffer
Any space within the 8-Kbyte memory which is not programmed as part of the receive FIFO buffer is considered to be the transmit buffer. The responsibility of managing where packets are located in the transmit buffer belongs to the application. Whenever the application decides to transmit a packet, the ETXST and ETXND Pointers are programmed with addresses specifying where, within the transmit buffer, the particular packet to transmit is located. The hardware does not check that the start and end addresses do not overlap with the receive buffer. To prevent buffer corruption, the firmware must not transmit a packet while the ETXST and ETXND Pointers are overlapping the receive buffer, or while the ETXND Pointers are too close to the receive buffer. See Section 18.5.2 Transmitting Packets for more information. ing EDATA). The arbiter gives the EDATA register accesses first priority, while all remaining bandwidth is shared between the RX and TX/DMA blocks. With arbitration, bandwidth limitations require that some care be taken in balancing the needs of the modules hardware with that of the application. Accessing the EDATA register too often may result in the RX or TX blocks causing a buffer overrun or underrun, respectively. If such a memory access failure occurs, the BUFER bit (ESTAT<6>) and either the TXERIF or RXERIF interrupt flag becomes set, and a TX or RX interrupt occurs (if enabled). In either case, the current packet will be lost or aborted. To eliminate the risk of lost packets, run the microcontroller core at higher speeds. Following the arbitration restrictions shown in Table 18-2 will prevent memory access failures from occurring. Also, avoid using segments of application code which perform back-to-back accesses of the EDATA register. Instead, insert one or more instructions (including NOP instructions) between each read or write to EDATA.
18.2.1.4
Buffer Arbiter and Access Arbitration
The Ethernet buffer is clocked at one-half of the microcontroller clock rate. Varying amounts of memory access bandwidth are available depending on the clock speed. The total bandwidth available, in bytes per second, is equal to twice the instruction rate (2 * FCY, or FOSC/2). For example, at a system clock speed of 41.667 MHz, the total available memory bandwidth that is available is 20.834 Mbyte/s. At an Ethernet signaling rate of 10 Mbit/s, the Ethernet RX engine requires 1.25 Mbyte/s of buffer memory bandwidth to operate without causing an overrun. If Full-Duplex mode is used, an additional 1.25 Mbyte/s is required to allow for simultaneous RX and TX activity. Because of the finite available memory bandwidth, a three-channel arbiter is used to allocate bandwidth between the RX engine, the TX and DMA engines, and the microcontrollers CPU (i.e., the application access-
18.2.1.5
DMA Access to the Buffer
The integrated DMA controller must read from the buffer when calculating a checksum, and it must read and write to the buffer when copying memory. The DMA follows the same wrapping rules as previously described for the receive buffer. While it sequentially reads, it will be subject to a wrapping condition at the end of the receive buffer. All writes it does will not be subject to any wrapping conditions. See Section 18.9 Direct Memory Access Controller for more information.
TABLE 18-2:
FOSC (MHz) 41.667 31.250 25.000 20.833 13.889 12.500 8.333 6.250 4.167 2.778
BUFFER ARBITRATION RESTRICTIONS VS. CLOCK SPEED

Available Bandwidth (Mbyte/s) Total 20.83 15.63 12.50 10.42 6.94 6.25 4.17 3.13 2.08 1.39 After RX 19.58 14.38 11.25 9.17 5.69 5.00 2.92 1.88 0.83 0.14 After TX 18.33 13.13 10.00 7.92 4.44 3.75 1.67 0.63 <0 <0 Application Restrictions to Prevent Underrun/Overrun Access EDATA no more than once every 2 TCY Access EDATA no more than once every 2 TCY Access EDATA no more than once every 2 TCY Access EDATA no more than once every 2 TCY Access EDATA no more than once every 2 TCY Access EDATA no more than once every 2 TCY Access EDATA no more than once every 3 TCY Access EDATA no more than once every 5 TCY Do not use DMA, do not use full duplex, access EDATA no more than once every 3 TCY Do not use DMA, do not use full duplex, access EDATA no more than once every 10 TCY
FCY (MHz) 10.42 7.81 6.25 5.21 3.47 3.13 2.08 1.56 1.04 0.69
DS39762C-page 212
Preliminary
PIC18F97J60 FAMILY
18.2.2 SFRs AND THE ETHERNET MODULE
Like other peripherals, direct control of the Ethernet module is accomplished through a set of SFRs. Because of their large number, the majority of these registers are located in the bottom half of Bank 14 of the microcontrollers data memory space. Five key SFRs for the Ethernet module are located in the microcontrollers regular SFR area in Bank 15, where fast access is possible. They are: ECON1 EDATA EIR The Ethernet Buffer Read Pointer pair (ERDPTH and ERDPTL) Many of the Ethernet SFRs in Bank 14 serve as pointer registers to indicate addresses within the dedicated Ethernet buffer for storage and retrieval of packet data. Others store information for packet pattern masks or checksum operations. Several are used for controlling overall module operations, as well as specific MAC and PHY functions.
18.2.3
ETHERNET CONTROL REGISTERS
The ECON1 register (Register 18-1) is used to control the main functions of the module. Receive enable, transmit request and DMA control bits are all located here. The ECON2 register (Register 18-2) is used to control other top level functions of the module. The ESTAT register (Register 18-3) is used to report the high-level status of the module and Ethernet communications. The Ethernet SFRs with the E prefix are always accessible, regardless of whether or not the module is enabled.
ECON1 is described along with other Ethernet control registers in the following section. EDATA and ERDPTH:ERDPTL are the Ethernet Data Buffer registers and its pointers during read operations (see Section 18.2.1 Ethernet Buffer and Buffer Pointer Registers). EIR is part of the Ethernet interrupt structure and is described in Section 18.3 Ethernet Interrupts.
REGISTER 18-1:
R/W-0 TXRST bit 7 Legend: R = Readable bit -n = Value at POR bit 7
ECON1: ETHERNET CONTROL REGISTER 1

R/W-0 DMAST R/W-0 CSUMEN R/W-0 TXRTS R/W-0 RXEN U-0 U-0 bit 0
R/W-0 RXRST
TXRST: Transmit Logic Reset bit 1 = Transmit logic is held in Reset 0 = Normal operation RXRST: Receive Logic Reset bit 1 = Receive logic is held in Reset 0 = Normal operation DMAST: DMA Start and Busy Status bit 1 = DMA copy or checksum operation is in progress (set by software, cleared by hardware or software) 0 = DMA hardware is Idle CSUMEN: DMA Checksum Enable bit 1 = DMA hardware calculates checksums 0 = DMA hardware copies buffer memory TXRTS: Transmit Request to Send bit 1 = The transmit logic is attempting to transmit a packet (set by software, cleared by hardware or software) 0 = The transmit logic is Idle RXEN: Receive Enable bit 1 = Packets which pass the current filter configuration will be written into the receive buffer 0 = All packets received will be discarded by hardware Unimplemented: Read as 0
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1-0
Preliminary
DS39762C-page 213
PIC18F97J60 FAMILY
REGISTER 18-2:
R/W-1 AUTOINC bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
ECON2: ETHERNET CONTROL REGISTER 2

R/W-0 ETHEN U-0 U-0 U-0 U-0 U-0 bit 0
R/W-0(1) PKTDEC
AUTOINC: Automatic Buffer Pointer Increment Enable bit 1 = Automatically increment ERDPT or EWRPT registers on reading from or writing to EDATA 0 = Do not automatically change ERDPT and EWRPT registers after EDATA is accessed PKTDEC: Packet Decrement bit 1 = Decrement the EPKTCNT register by one 0 = Leave EPKTCNT unchanged ETHEN: Ethernet Module Enable bit 1 = Ethernet module enabled 0 = Ethernet module disabled Unimplemented: Read as 0 This bit is automatically cleared once it is set.
bit 6
bit 5
bit 4-0 Note 1:
REGISTER 18-3:
U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6
ESTAT: ETHERNET STATUS REGISTER

R/C-0 U-0 R/C-0 r U-0 R-0 RXBUSY R/C-0 TXABRT R-0 PHYRDY bit 0
BUFER
C = Clearable bit 1 = Bit is set
Unimplemented: Read as 0 BUFER: Ethernet Buffer Error Status bit 1 = An Ethernet read or write has generated a buffer error (overrun or underrun) 0 = No buffer error has occurred Unimplemented: Read as 0 Reserved: Write as 0 Unimplemented: Read as 0 RXBUSY: Receive Busy bit 1 = Receive logic is receiving a data packet 0 = Receive logic is idle TXABRT: Transmit Abort Error bit 1 = The transmit request was aborted 0 = No transmit abort error PHYRDY: Ethernet PHY Clock Ready bit 1 = Ethernet PHY start-up timer has expired; PHY is ready 0 = Ethernet PHY start-up timer is still counting; PHY is not ready
bit 5 bit 4 bit 3 bit 2
bit 1
bit 0
DS39762C-page 214
Preliminary
PIC18F97J60 FAMILY
18.2.4 MAC AND MII REGISTERS
These SFRs are used to control the operations of the MAC and, through the MIIM, the PHY. The MAC and MII registers occupy data addresses E80h-E85h, E8Ah, and EA0h through EB9h. Although MAC and MII registers appear in the general memory map of the microcontroller, these registers are embedded inside the MAC module. Host interface logic translates the microcontroller data/address bus data to be able to access these registers. The host interface logic imposes restrictions on how firmware is able to access the MAC and MII SFRs. See the following notes. Note 1: Do not access the MAC and MII SFRs unless the Ethernet module is enabled (ETHEN = 1). 2: Back-to-back accesses of MAC or MII registers are not supported. Between any instruction which addresses a MAC or MII register, at least one NOP or other instruction must be executed. The three MACON registers control specific MAC operations and packet configuration operations. They are shown in Register 18-4 through Register 18-6. The MII registers are used to control the MIIM interface and serve as the communication channel with the PHY registers. They are shown in Register 18-7 and Register 18-8.
REGISTER 18-4:
U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-5 bit 4 bit 3
MACON1: MAC CONTROL REGISTER 1

U-0 U-0 R-0 r R/W-0 TXPAUS R/W-0 RXPAUS R/W-0 PASSALL R/W-0 MARXEN bit 0
Unimplemented: Read as 0 Reserved: Do not use TXPAUS: Pause Control Frame Transmission Enable bit 1 = Allow the MAC to transmit pause control frames (needed for flow control in full duplex) 0 = Disallow pause frame transmissions RXPAUS: Pause Control Frame Reception Enable bit 1 = Inhibit transmissions when pause control frames are received (normal operation) 0 = Ignore pause control frames which are received PASSALL: Pass All Received Frames Enable bit 1 = Control frames received by the MAC will be written into the receive buffer if not filtered out 0 = Control frames will be discarded after being processed by the MAC (normal operation) MARXEN: MAC Receive Enable bit 1 = Enable packets to be received by the MAC 0 = Disable packet reception
bit 2
bit 1
bit 0
Preliminary
DS39762C-page 215
PIC18F97J60 FAMILY
REGISTER 18-5:
R/W-0 PADCFG2 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-5 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown

R/W-0 R/W-0 PADCFG0 R/W-0 TXCRCEN R/W-0 PHDREN R/W-0 HFRMEN R/W-0 FRMLNEN R/W-0 FULDPX bit 0
PADCFG1
PADCFG2:PADCFG0: Automatic Pad and CRC Configuration bits 111 = All short frames are zero-padded to 64 bytes and a valid CRC will then be appended 110 = No automatic padding of short frames 101 = MAC automatically detects VLAN protocol frames which have a 8100h type field and automatically pad to 64 bytes. If the frame is not a VLAN frame, it is padded to 60 bytes. After padding, a valid CRC is appended. 100 = No automatic padding of short frames 011 = All short frames are zero-padded to 64 bytes and a valid CRC is appended 010 = No automatic padding of short frames 001 = All short frames are zero-padded to 60 bytes and a valid CRC is appended 000 = No automatic padding of short frames TXCRCEN: Transmit CRC Enable bit 1 = MAC apends a valid CRC to all frames transmitted regardless of the PADCFG<2:0> bits. TXCRCEN must be set if the PADCFG bits specify that a valid CRC is appended. 0 = MAC does not append a CRC. The last 4 bytes are checked and if it is an invalid CRC, it is reported in the transmit status vector. PHDREN: Proprietary Header Enable bit 1 = Frames presented to the MAC contain a 4-byte proprietary header which is not used when calculating the CRC 0 = No proprietary header is present. The CRC covers all data (normal operation). HFRMEN: Huge Frame Enable bit 1 = Jumbo frames and frames of any illegal size are allowed to be transmitted and receieved 0 = Frames bigger than MAMXFL are truncated when transmitted or received FRMLNEN: Frame Length Checking Enable bit 1 = The type/length field of transmitted and received frames is checked. If it represents a length, the frame size is compared and mismatches are reported in the transmit/receive status vector. 0 = Frame lengths are not compared with the type/length field FULDPX: MAC Full-Duplex Enable bit 1 = MAC operates in Full-Duplex mode, application must also set PDPXMD (PHCON1<8>) 0 = MAC operates in Half-Duplex mode, application must also clear PDPXMD
bit 4
bit 3
bit 2
bit 1
bit 0
DS39762C-page 216
Preliminary
PIC18F97J60 FAMILY
REGISTER 18-6:
U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown

R/W-0 r R/W-0 r U-0 U-0 R-0 r R-0 r bit 0
R/W-0 DEFER
Unimplemented: Read as 0 DEFER: Defer Transmission Enable bit (applies to half duplex only) 1 = When the medium is occupied, the MAC waits indefinitely for it to become free when attempting to transmit (use this setting for IEE 802.3 compliance) 0 = When the medium is occupied, the MAC aborts the transmission after the excessive deferral limit is reached Reserved: Maintain as 0 Unimplemented: Read as 0 Reserved: Maintain as 0
bit 5-4 bit 3-2 bit 1-0
REGISTER 18-7:
MICMD: MII COMMAND REGISTER

U-0 U-0 U-0 U-0 U-0 R/W-0 MIISCAN R/W-0 MIIRD bit 0
Unimplemented: Read as 0 MIISCAN: MII Scan Enable bit 1 = PHY register at MIREGADR is continuously read and the data is placed in the MIRD registers 0 = No MII Management scan operation is in progress MIIRD: MII Read Enable bit 1 = PHY register at MIREGADR is read once and the data is placed in the MIRD registers 0 = No MII Management read operation is in progress
bit 0
Preliminary
DS39762C-page 217
PIC18F97J60 FAMILY
REGISTER 18-8:
U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-4 bit 3 bit 2 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
MISTAT: MII STATUS REGISTER

U-0 U-0 U-0 R-0 r R-0 NVALID R-0 SCAN R-0 BUSY bit 0
Unimplemented: Read as 0 Reserved: Do not use NVALID: MII Management Read Data Not Valid bit 1 = The contents of the MIRD registers are not valid yet 0 = The MII Management read cycle has completed and the MIRD registers have been updated SCAN: MII Management Scan Operation bit 1 = MII Management scan operation is in progress 0 = No MII Management scan operation is in progress BUSY: MII Management Busy bit 1 = A PHY register is currently being read or written to. For internal synchronization, the hardware will delay setting this bit for two TCY following a firmware command which sets the MIISCAN or MIIRD bits, or writes to the MIWRH register. 0 = The MII Management interface is Idle
bit 1
bit 0
18.2.5
PHY REGISTERS
The PHY registers provide configuration and control of the PHY module, as well as status information about its operation. All PHY registers are 16 bits in width. PHY registers are accessed with a 5-bit address, for a total of 32 possible registers; of these, only 7 addresses are implemented. The implemented registers are listed in Table 18-3. The main PHY Control registers are described in Register 18-9 through Register 18-13. The other PHY Control and Status registers are described later in this chapter. Unimplemented registers must never be written to; reading these locations will return indeterminate data. Within implemented registers, all reserved bit locations that are listed as writable must always be written with the value provided in the register description. When read, these reserved bits can be ignored. Thy PHY registers are only accessible through the MII Management interface. They must not be read or written to until the PHY start-up timer has expired and the PHYRDY bit (ESTAT<0>) is set.
The PHSTAT1 register (Register 18-10) contains the LLSTAT bit; it clears and latches low if the physical layer link has gone down since the last read of the register. The application can periodically poll LLSTAT to determine exactly when the link fails. It may be particularly useful if the link change interrupt is not used. The PHSTAT2 register (Register 18-12) contains status bits which report if the PHY module is linked to the network and whether or not it is transmitting or receiving.
18.2.5.2
Accessing PHY Registers
As already mentioned, the PHY registers exist in a different memory space and are not directly accessible by the microcontroller. Instead, they are addressed through a special set of MII registers in the Ethernet SFR bank that implement a Media Independent Interface Management (MIIM). Access is similar to that of the Ethernet buffer, but uses separate read and write buffers (MIRDH:MIRDL and MIWRH:MIWRL) and a 5-bit address register (MIREGADR). In addition, the MICMD and MISTAT registers are used to control read and write operations.
18.2.5.1
PHSTAT Registers
The PHSTAT1 and PHSTAT2 registers contain read-only bits that show the current status of the PHY modules operations, particularly the conditions of the communications link to the rest of the network.
DS39762C-page 218
Preliminary
PIC18F97J60 FAMILY
To read from a PHY register: 1. 2. Write the address of the PHY register to be read into the MIREGADR register. Set the MIIRD bit (MICMD<0>). The read operation begins and the BUSY bit (MISTAT<0>) is set after two TCY. Wait 10.24 s, then poll the BUSY bit to be certain that the operation is complete. When the MAC has obtained the register contents, the BUSY bit will clear itself. While BUSY is set, the user application should not start any MIISCAN operations or write to the MIWRH register. Clear the MIIRD bit. Read the entire 16 bits of the PHY register from the MIRDL and MIRDH registers. Write the address of the PHY register to be written into the MIREGADR register. Write the lower 8 bits of data to write into the MIWRL register. Write the upper 8 bits of data to write into the MIWRH register. Writing to this register automatically begins the MII transaction, so it must be written to after MIWRL. The BUSY bit is set automatically after two TCY. The MAC can also be configured to perform automatic back-to-back read operations on a PHY register. To perform this scan operation: 1. 2. Write the address of the PHY register to be scanned into the MIREGADR register. Set the MIISCAN bit (MICMD<1>). The scan operation begins and the BUSY bit is set after two TCY.
3.
4. 5.
To write to a PHY register: 1. 2. 3.
After MIISCAN is set, the NVALID (MISTAT<2>), SCAN and BUSY bits are also set. The first read operation will complete after 10.24 s. Subsequent reads will be done and the MIRDL and MIRDH registers will be continuously updated automatically at the same interval until the operation is cancelled. The NVALID bit may be polled to determine when the first read operation is complete. There is no status information which can be used to determine when the MIRD registers are updated. Since only one MII register can be read at a time, it must not be assumed that the values of MIRDL and MIRDH were read from the PHY at exactly the same time during a scan operation. MIISCAN should remain set as long as the scan operation is desired. The BUSY and SCAN bits are automatically cleared after MIISCAN is set to 0 and the last read sequence is completed. MIREGADR should not be updated while MIISCAN is set. Starting new PHY operations, such as a read operation or writing to the MIWRH register, must not be done while a scan is underway. The operation can be cancelled by clearing the MIISCAN bit and then polling the BUSY bit. New operations may be started after the BUSY bit is cleared.
The PHY register is written after the MII operation completes, which takes 10.24 s. When the write operation has completed, the BUSY bit will clear itself. The application should not start any MII scan or read operations while busy. When a PHY register is written to, the entire 16 bits is written at once; selective bit and/or byte writes are not implemented. If it is necessary to reprogram only select bits in the register, the controller must first read the PHY register, modify the resulting data and then write the data back to the PHY register.
Preliminary
DS39762C-page 219
TABLE 18-3:
Bit 13 r TXSTAT RXSTAT COLSTAT r r r r LACFG3 LACFG2 LACFG1 LACFG0 LBCFG3 LBCFG2 LBCFG1 LBCFG0 LFRQ1 LFRQ0 STRCH r r r r r r r r r PLNKIF r PGIF r r r r r r r r r r PLNKIE r r PGEIE r LSTAT r r r r r r HDLDIS r r r RXAPDIS r r r r r r LLSTAT r r r PDPXMD r Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values 00-- 00-0 0--- ------1 1--- ---- -00-000 0000 0000 0000 --00 00x- --0- ---xxxx xxxx xx00 xx00 xxxx xxxx xx00 00x0 0011 0100 0010 001x
PIC18F97J60 FAMILY PHY REGISTER SUMMARY
Addr
Name
Bit 15
Bit 14
00h
PHCON1
01h
PHSTAT1
10h
PHCON2
FRCLNK
DS39762C-page 220
11h
PHSTAT2
12h
PHIE
13h
PHIR
14h
PHLCON
PIC18F97J60 FAMILY
Legend: x = unknown, u = unchanged, - = unimplemented, read as 0, r = reserved, do not modify. Shaded cells are unimplemented, read as 0.
Preliminary
PIC18F97J60 FAMILY
REGISTER 18-9:
R/W-0 r bit 15 R/W-0 r bit 7 Legend: R = Readable bit -n = Value at POR bit 15-14 bit 13-12 bit 11-10 bit 9 bit 8 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown U-0 U-0 U-0 U-0 U-0 U-0 U-0 bit 0 r
PHCON1: PHY CONTROL REGISTER 1

U-0 U-0 R/W-0 r R/W-0 r U-0 R/W-0 PDPXMD bit 8
R/W-0
Reserved: Write as 0 Unimplemented: Read as 0 Reserved: Write as 0 Unimplemented: Read as 0 PDPXMD: PHY Duplex Mode bit 1 = PHY operates in Full-Duplex mode, application must also set FULDPX (MACON3<0>) 0 = PHY operates in Half-Duplex mode, application must also clear FULDPX Reserved: Maintain as 0 Unimplemented: Read as 0
bit 7 bit 6-0
REGISTER 18-10: PHSTAT1: PHYSICAL LAYER STATUS REGISTER 1

U-0 bit 15 U-0 bit 7 Legend: R = Read-only bit -n = Value at POR bit 15-13 bit 12-11 bit 10-3 bit 2 1 = Bit is set 0 = Bit is cleared R/L = Read-only latch bit U = Unimplemented bit, read as 0 LL = Bit latches low LH = Bit latches high U-0 U-0 U-0 U-0 R/LL-0 LLSTAT R/LH-0 r U-0 bit 0 U-0 U-0 R-1 r R-1 r U-0 U-0 U-0 bit 8
Unimplemented: Read as 0 Reserved: Read as 1 Unimplemented: Read as 0 LLSTAT: PHY Latching Link Status bit 1 = Link is up and has been up continously since PHSTAT1 was last read 0 = Link is down or was down for a period since PHSTAT1 was last read Reserved: Ignore on read Unimplemented: Read as 0
bit 1 bit 0
Preliminary
DS39762C-page 221
PIC18F97J60 FAMILY
REGISTER 18-11: PHCON2: PHY CONTROL REGISTER 2
U-0 bit 15 R/W-0 r bit 7 Legend: R = Readable bit -n = Value at POR bit 15 bit 14 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown R/W-0 r R/W-0 r R/W-0 RXAPDIS R/W-0 r R/W-0 r R/W-0 r R/W-0 FRCLNK R/W-0 r R/W-0 r R/W-0 r R/W-0 r R/W-0 r R/W-0 HDLDIS bit 8 R/W-0 r bit 0
Unimplemented: Read as 0 FRCLNK: PHY Force Linkup bit 1 = Force linkup even when no link partner is detected (transmission is always allowed) 0 = Normal operation (PHY blocks transmission attempts unless a link partner is attached) Reserved: Write as 0 HDLDIS: PHY Half-Duplex Loopback Disable bit 1 = Normal PHY operation 0 = Reserved Reserved: Write as 0 RXAPDIS: RX+/RX- Operating mode bit 1 = Normal operation 0 = Reserved Reserved: Write as 0 Improper Ethernet operation may result if HDLDIS or RXAPDIS is cleared, which is the Reset default. Always initialize these bits set before using the Ethernet module.
bit 13-9 bit 8
bit 7-5 bit 4
bit 3-0 Note:
DS39762C-page 222
Preliminary
PIC18F97J60 FAMILY
REGISTER 18-12: PHSTAT2: PHYSICAL LAYER STATUS REGISTER 2
U-0 bit 15 U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 15-14 bit 13 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown U-0 R-0 r U-0 U-0 U-0 U-0 U-0 bit 0 U-0 R-0 TXSTAT R-0 RXSTAT R-0 COLSTAT R-0 LSTAT R-x r U-0 bit 8
Unimplemented: Read as 0 TXSTAT: PHY Transmit Status bit 1 = PHY is transmitting data 0 = PHY is not transmitting data RXSTAT: PHY Receive Status bit 1 = PHY is receiving data 0 = PHY is not receiving data COLSTAT: PHY Collision Status bit 1 = A collision is occuring (PHY is both transmitting and receiving while in Half-Duplex mode) 0 = A collision is not occuring LSTAT: PHY Collision Status bit 1 = Link is up 0 = Link is down Reserved: Ignore on read Unimplemented: Read as 0 Reserved: Ignore on read Unimplemented: Read as 0
bit 12
bit 11
bit 10
bit 9 bit 8-6 bit 5 bit 4-0
Preliminary
DS39762C-page 223
PIC18F97J60 FAMILY
REGISTER 18-13: PHLCON: PHY MODULE LED CONTROL REGISTER
R/W-0 r bit 15 R/W-0 LBCFG3 bit 7 Legend: R = Readable bit -n = Value at POR bit 15-14 bit 13-12 bit 11-8 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown R/W-0 LBCFG2 R/W-1 LBCFG1 R/W-0 LBCFG0 R/W-0 LFRQ1 R/W-0 LFRQ0 R/W-1 STRCH R/W-0 r R/W-1 r R/W-1 r R/W-0 LACFG3 R/W-1 LACFG2 R/W-0 LACFG1 R/W-0 LACFG0 bit 8 R/W-x r bit 0
Reserved: Write as 0 Reserved: Write as 1 LACFG3:LACFG0: LEDA Configuration bits 0000 = Reserved 0001 = Display transmit activity (stretchable) 0010 = Display receive activity (stretchable) 0011 = Display collision activity (stretchable) 0100 = Display link status 0101 = Display duplex status 0110 = Reserved 0111 = Display transmit and receive activity (stretchable) 1000 = On 1001 = Off 1010 = Blink fast 1011 = Blink slow 1100 = Display link status and receive activity (always stretched) 1101 = Display link status and transmit/receive activity (always stretched) 111x = Reserved LBCFG3:LBCFG0: LEDB Configuration bits 0000 = Reserved 0001 = Display transmit activity (stretchable) 0010 = Display receive activity (stretchable) 0011 = Display collision activity (stretchable) 0100 = Display link status 0101 = Display duplex status 0110 = Reserved 0111 = Display transmit and receive activity (stretchable) 1000 = On 1001 = Off 1010 = Blink fast 1011 = Blink slow 1100 = Display link status and receive activity (always stretched) 1101 = Display link status and transmit/receive activity (always stretched) 111x = Reserved LFRQ1:LFRQ0: LED Pulse Stretch Time Configuration bits (see Table 18-1) 11 = Reserved 10 = Stretch LED events by TLSTRCH 01 = Stretch LED events by TMSTRCH 00 = Stretch LED events by TNSTRCH STRCH: LED Pulse Stretching Enable bit 1 = Stretchable LED events will cause lengthened LED pulses based on LFRQ1:LFRQ0 configuration 0 = Stretchable LED events will only be displayed while they are occurring Reserved: Write as 0
bit 7-4
bit 3-2
bit 1
bit 0
DS39762C-page 224
Preliminary
PIC18F97J60 FAMILY
18.3 Ethernet Interrupts
Note: The Ethernet module can generate multiple interrupt conditions. To accommodate all of these sources, the module has its own interrupt logic structure, similar to that of the microcontroller. Separate sets of registers are used to enable and flag different interrupt conditions. The EIE register contains the individual interrupt enable bits for each source, while the EIR register contains the corresponding interrupt flag bits. When an interrupt occurs, the interrupt flag is set. If the interrupt is enabled in the EIE register, and the corresponding ETHIE global interrupt enable bit is set, the microcontrollers master Ethernet Interrupt Flag (ETHIF) is set, as appropriate (see Figure 18-6). Except for the LINKIF interrupt flag, interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the associated global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.
18.3.1
CONTROL INTERRUPT (ETHIE)
The four registers associated with the control interrupts are shown in Register 18-14 through Register 18-17.
FIGURE 18-6:
ETHERNET MODULE INTERRUPT LOGIC

PKTIF PKTIE DMAIF
PLNKIF PLNKIE
PGIF PGEIE
DMAIE LINKIF LINKIE TXIF TXIE TXERIF TXERIE RXERIF RXERIE ETHIE Set ETHIF
Preliminary
DS39762C-page 225
PIC18F97J60 FAMILY
REGISTER 18-14: EIE: ETHERNET INTERRUPT ENABLE REGISTER
U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown R/W-0 PKTIE R/W-0 DMAIE R/W-0 LINKIE R/W-0 TXIE U-0 R/W-0 TXERIE R/W-0 RXERIE bit 0
Unimplemented: Read as 0 PKTIE: Receive Packet Pending Interrupt Enable bit 1 = Enable receive packet pending interrupt 0 = Disable receive packet pending interrupt DMAIE: DMA Interrupt Enable bit 1 = Enable DMA interrupt 0 = Disable DMA interrupt LINKIE: Link Status Change Interrupt Enable bit 1 = Enable link change interrupt from the PHY 0 = Disable link change interrupt TXIE: Transmit Enable bit 1 = Enable transmit interrupt 0 = Disable transmit interrupt Unimplemented: Read as 0 TXERIE: Transmit Error Interrupt Enable bit 1 = Enable transmit error interrupt 0 = Disable transmit error interrupt RXERIE: Receive Error Interrupt Enable bit 1 = Enable receive error interrupt 0 = Disable receive error interrupt
bit 5
bit 4
bit 3
bit 2 bit 1
bit 0
DS39762C-page 226
Preliminary
PIC18F97J60 FAMILY
REGISTER 18-15: EIR: ETHERNET INTERRUPT REQUEST (FLAG) REGISTER
U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6 C = Clearable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown R-0 PKTIF R/C-0 DMAIF R-0 LINKIF R/C-0 TXIF U-0 R/C-0 TXERIF R/C-0 RXERIF bit 0
Unimplemented: Read as 0 PKTIF: Receive Packet Pending Interrupt Flag bit 1 = Receive buffer contains one or more unprocessed packets; cleared only when EPKTCNT is decremented to 0 by setting PKTDEC (ECON2<6>) 0 = Receive buffer is empty DMAIF: DMA Interrupt Flag bit 1 = DMA copy or checksum calculation has completed 0 = No DMA interrupt is pending LINKIF: Link Change Interrupt Flag bit 1 = PHY reports that the link status has changed; read PHIR register to clear 0 = Link status has not changed TXIF: Transmit Interrupt Flag bit 1 = Transmit request has ended 0 = No transmit interrupt is pending Unimplemented: Read as 0 TXERIF: Transmit Error Interrupt Flag bit 1 = A transmit error has occurred 0 = No transmit error has occurred RXERIF: Receive Error Interrupt Flag bit 1 = A packet was aborted because there is insufficient buffer space, or a buffer overrun has occurred 0 = No receive error interrupt is pending
bit 5
bit 4
bit 3
bit 2 bit 1
bit 0
Preliminary
DS39762C-page 227
PIC18F97J60 FAMILY
REGISTER 18-16: PHIE: PHY INTERRUPT ENABLE REGISTER
R-0 r bit 15 R-0 r bit 7 Legend: R = Readable bit -n = Value at POR bit 15-6 bit 5 bit 4 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown R-0 r R/W-0 r R/W-0 PLNKIE R-0 r R-0 r R/W-0 PGEIE R-0 r R-0 r R-0 r R-0 r R-0 r R-0 r R-0 r bit 8 R/W-0 r bit 0
Reserved: Write as 0, ignore on read Reserved: Maintain as 0 PLNKIE: PHY Link Change Interrupt Enable bit 1 = PHY link change interrupt is enabled 0 = PHY link change interrupt is disabled Reserved: Write as 0, ignore on read PGEIE: PHY Global Interrupt Enable bit 1 = PHY interrupts are enabled 0 = PHY interrupts are disabled Reserved: Maintain as 0
bit 3-2 bit 1
bit 0
REGISTER 18-17: PHIR: PHY INTERRUPT REQUEST (FLAG) REGISTER

R-x r bit 15 R-x r bit 7 Legend: R = Readable bit -n = Value at POR bit 15-6 bit 5 bit 4 SC = Self-clearing bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown R-x r R-0 r R/SC-0 PLNKIF R-0 r R/SC-0 PGIF R-x r R-0 r bit 0 R-x r R-x r R-x r R-x r R-x r R-x r R-x r bit 8
Reserved: Ignore on read Reserved: Read as 0 PLNKIF: PHY Link Change Interrupt Flag bit 1 = PHY link status has changed since PHIR was last read; resets to 0 when read 0 = PHY link status has not changed since PHIR was last read Reserved: Read as 0 PGIF: PHY Global Interrupt Flag bit 1 = One or more enabled PHY interrupts have occurred since PHIR was last read; resets to 0 when read 0 = No PHY interrupts have occurred Reserved: Ignore on read Reserved: Read as 0
bit 3 bit 2
bit 1 bit 0
DS39762C-page 228
Preliminary
PIC18F97J60 FAMILY
18.3.1.1 Receive Error Interrupt (RXERIF)
4. The receive error interrupt is used to indicate that a packet being received was aborted due to an error condition. Three errors are possible: 1. 2. No buffer space is available to store the incoming packet (buffer overflow); Receiving another packet would cause the EPKTCNT counter to overflow, because it already contains the value 255; or The Ethernet RX hardware was not allocated enough memory bandwidth to write the incoming data to the buffer. 5. An attempt to transmit a packet larger than the maximum frame length defined by the MAMXFL registers was made without setting the HFRMEN bit (MACON3<2>) or per-packet POVERRIDE and PHUGEEN bits. The Ethernet buffer did not have enough memory bandwidth to maintain the required 10 Mbit/s transfer rate (buffer underrun).
3.
When a packet is being received and the receive error occurs, the packet being received will be aborted (permanently lost) and the RXERIF bit will be set to 1. Once set, RXERIF can only be cleared by firmware or by a Reset condition. If the receive error interrupt and Ethernet interrupt are enabled (both RXERIE and ETHIE are set), an Ethernet interrupt is generated. If the receive error interrupt is not enabled (either RXERIE or ETHIE are cleared), the application may poll RXERIF and take appropriate action. Normally, upon the first two receive error conditions (buffer overflow or potential EPKTCNT overflow), the application would process any packets pending from the receive buffer and then make additional room for future packets by advancing the ERXRDPT registers (low byte first) and decrementing the EPKTCNT register. See Section 18.5.3.3 Freeing Receive Buffer Space for more information on processing packets. Once processed, the application should clear the RXERIF bit. The third condition (insufficient RX memory bandwidth) can be identified by checking if the BUFER bit (ESTAT<6>) has been set. Memory access errors that set BUFER are generally transient in nature, and do not require run-time resolution. Adjustments to the application and its allocation of buffer memory bandwidth may be necessary if BUFER errors are frequent or persistent.
Upon any of these conditions, the TXERIF flag is set to 1. Once set, it can only be cleared by firmware or by a Reset condition. If the transmit error interrupt is enabled (TXERIE and ETHIE are both set), an Ethernet interrupt is generated. If the transmit error interrupt is not enabled (either TXERIE or ETHIE is cleared), the application may poll TXERIF and take appropriate action. Once the interrupt is processed, the flag bit should be cleared. After a transmit abort, the TXRTS bit (ECON1<3>) will be cleared, the TXABRT bit (ESTAT<1>) becomes set and the transmit status vector will be written at the ETXND registers + 1. The MAC will not automatically attempt to retransmit the packet. The application may wish to read the transmit status vector and BUFER bit to determine the cause of the abort. After determining the problem and solution, the application should clear the BUFER (if set) and TXABRT bits so that future aborts can be detected accurately. In Full-Duplex mode, conditions 4 and 5 are the only ones that should cause this interrupt. Condition 5 can be further distinguished as it also sets the BUFER bit. Collisions and other problems related to sharing the network are not possible on full-duplex networks. The conditions which cause the transmit error interrupt meet the requirements of the transmit interrupt. As a result, when this interrupt occurs, TXIF will also be simultaneously set.
18.3.1.3
Transmit Interrupt (TXIF)
18.3.1.2
Transmit Error Interrupt (TXERIF)
The transmit error interrupt is used to indicate that a transmit abort has occurred. An abort can occur because of any of the following conditions: 1. 2. 3. More than 15 collisions occurred while attempting to transmit a given packet. A late collision (collision after 64 bytes of a packet had been transmitted) has occurred. The transmission was unable to gain an opportunity to transmit the packet because the medium was constantly occupied for too long. The deferral limit was reached and the DEFER bit (MACON4<6>) was clear.
The transmit interrupt is used to indicate that the requested packet transmission has ended (the TXRTS bit has transitioned from 1 to 0). Upon transmission completion, abort, or transmission cancellation by the application, the TXIF flag will be set to 1. If the application did not clear the TXRTS bit, and the TXABRT bit is not set, the packet was successfully transmitted. Once TXIF is set, it can only be cleared in software or by a Reset condition. If the transmit interrupt is enabled (TXIE and ETHIE are both set), an interrupt is generated. If the transmit interrupt is not enabled (either TXIE or ETHIE is cleared), the application may poll the TXIF bit and take appropriate action.
Preliminary
DS39762C-page 229
PIC18F97J60 FAMILY
18.3.1.4 Link Change Interrupt (LINKIF)
The LINKIF indicates that the link status has changed. The actual current link status can be obtained from the LLSTAT (PHSTAT1<2>) or LSTAT (PHSTAT2<10>) bits (see Register 18-10 and Register 18-12). Unlike other interrupt sources, the link status change interrupt is created in the integrated PHY module; additional steps must be taken to enable it. By Reset default, LINKIF is never set for any reason. To receive it, both the PLNKIE and PGEIE bits must be set. When the interrupt is enabled, the LINKIF bit will shadow the contents of the PGIF bit. The PHY only supports one interrupt, so the PGIF bit will always be the same as the PLNKIF bit (when both PHY enable bits are set). Once LINKIF is set, it can only be cleared in software or by a Reset. If the link change interrupt is enabled (LINKIE, PLNKIE, PGEIE and ETHIE are all set), an interrupt is generated. If the link change interrupt is not enabled (LINKIE, PLNKIE, PGEIE or ETHIE are cleared), the user application may poll the PLNKIF flag and take appropriate action. The LINKIF bit is read-only. Because reading PHY registers requires a non-negligible period of time, the application may instead set PLNKIE and PGEIE, then poll the LINKIF flag bit. Performing an MII read on the PHIR register will clear the LINKIF, PGIF and PLNKIF bits automatically and allow for future link status change interrupts. See Section 18.2.5 PHY Registers for information on accessing the PHY registers. When the receive packet pending interrupt is enabled (both PKTIE and ETHIE are set), an Ethernet interrupt is generated whenever a new packet is successfully received and written into the receive buffer. If the receive packet pending interrupt is not enabled (either PKTIE or ETHIE is cleared), the user application may poll the PKTIF bit and take appropriate action. The PKTIF bit can only be cleared indirectly in software, by decrementing the EPKTCNT register to 0, or by a Reset condition. See Section 18.5.3 Receiving Packets for more information about clearing the EPKTCNT register. When the last data packet in the receive buffer is processed, EPKTCNT becomes zero and the PKTIF bit is automatically cleared.
18.3.2
ETHERNET INTERRUPTS AND WAKE-ON-LAN
The Ethernet interrupt structure implements a version of Wake-on-LAN, also called Remote Wake-up, using a Magic Packet data packet. This allows the application to conserve power in Idle mode, and then return to full-power operation only when a specific wake-up packet is received. For Remote Wake-up to work, the Ethernet module must remain enabled at all times. It also necessary to configure the receive filters to select for Magic Packets. For more information on filter configuration, see Section 18.8 Receive Filters. To configure the microcontroller for Remote Wake-up: 1. With the Ethernet module enabled and in normal operating configuration, enable the CRC post-filter and Magic Packets filter (ERXFCON<5,3> = 1). Finish processing any pending packets in the Ethernet buffer. Enable Ethernet interrupts at the microcontroller level (PIE2<5> = 1), and the receive packet pending interrupt at the module level (EIE<6> = 1). Place the microcontroller in PRI_IDLE mode (with the primary clock source selected and OSCCON<7> = 1, execute the SLEEP instruction).
18.3.1.5
DMA Interrupt (DMAIF)

2. 3.
The DMA interrupt indicates that the DMA module has completed its memory copy or checksum calculation (the DMAST bit has transitioned from 1 to 0). Additionally, this interrupt will be caused if the application cancels a DMA operation by manually clearing the DMAST bit. Once set, DMAIF can only be cleared by the firmware or by a Reset condition. If the DMA interrupt is enabled, an Ethernet interrupt is generated. If the DMA interrupt is not enabled, the user application may poll the DMAIF flag status and take appropriate action. Once processed, the flag bit should be cleared.
4.
18.3.1.6
Receive Packet Pending Interrupt (PKTIF)
The receive packet pending interrupt is used to indicate the presence of one or more data packets in the receive buffer and to provide a notification means for the arrival of new packets. When the receive buffer has at least one packet in it, the PKTIF flag bit is set. In other words, this interrupt flag will be set any time the Ethernet Packet Count register (EPKTCNT) is non-zero.
In this configuration, the receipt of a Magic Packet data packet will cause a receive packet pending interrupt; this in turn will cause the microcontroller to wake-up from the interrupt.
DS39762C-page 230
Preliminary
PIC18F97J60 FAMILY
18.4 Module Initialization
18.4.4
Before the Ethernet module can be used to transmit and receive packets, certain device settings must be initialized. Depending on the application, some configuration options may need to be changed. Normally, these tasks may be accomplished once after Reset and do not need to be changed thereafter. Before any other configuration actions are taken, it is recommended that the module be enabled by setting the ETHEN bit (ECON2<5>). This reduces the Idle time that might otherwise result while waiting for the PHYRDY flag to become set.
WAITING FOR THE PHY START-UP TIMER
If the initialization procedure is being executed immediately after enabling the module (setting the ETHEN bit to 1), the PHYRDY bit should be polled to make certain that enough time (1 ms) has elapsed before proceeding to modify the PHY registers. For more information on the PHY start-up timer, see Section 18.1.3.1 Start-up Timer.
18.4.5
MAC INITIALIZATION SETTINGS
18.4.1
RECEIVE BUFFER
Several of the MAC registers require configuration during initialization. This only needs to be done once during initialization; the order of programming is unimportant. 1. Set the MARXEN bit (MACON1<0>) to enable the MAC to receive frames. If using full duplex, most applications should also set TXPAUS and RXPAUS to allow IEEE defined flow control to function. Configure the PADCFG<2:0>, TXCRCEN and FULDPX bits in the MACON3 register. Most applications should enable automatic padding to at least 60 bytes and always append a valid CRC. For convenience, many applications may wish to set the FRMLNEN bit as well to enable frame length status reporting. The FULDPX bit should be set if the application will be connected to a full-duplex configured remote node; otherwise leave it clear. Configure the bits in MACON4. For maintaining compliance with IEEE 802.3, be certain to set the DEFER bit (MACON4<6>). Program the MAMXFL registers with the maximum frame length to be permitted to be received or transmitted. Normal network nodes are designed to handle packets that are 1518 bytes or less; larger packets are not supported by IEEE 802.3. Configure the MAC Back-to-Back Inter-Packet Gap register, MABBIPG, with 15h (when Full-Duplex mode is used) or 12h (when Half-Duplex mode is used). Refer to Register 18-18 for a more detailed description of configuring the inter-packet gap. Configure the MAC Non Back-to-Back Inter-Packet Gap Low Byte register, MAIPGL, with 12h. If half duplex is used, configure the MAC Non Back-to-Back Inter-Packet Gap High Byte register, MAIPGH, with 0Ch. Program the local MAC address into the MAADR1:MAADR6 registers.
Before receiving any packets, the receive buffer must be initialized by setting the ERXST and ERXND Pointers. All memory between and including the ERXST and ERXND addresses will be dedicated to the receive hardware. The ERXST Pointers must be programmed with an even address while the ERXND Pointers must be programmed with an odd address. Applications expecting large amounts of data and frequent packet delivery may wish to allocate most of the memory as the receive buffer. Applications that may need to save older packets, or have several packets ready for transmission, should allocate less memory. When programming the ERXST or ERXND Pointers, the ERXWRPT Pointer registers will automatically be updated with the value in the ERXST registers. The address in the ERXWRPT registers will be used as the starting location when the receive hardware begins writing received data. When the ERXST and ERXND Pointers are initialized, the ERXRDPT registers should additionally be programmed with the value of the ERXND registers. To program the ERXRDPT registers, write to ERXRDPTL first, followed by ERXRDPTH. See Section 18.5.3.3 Freeing Receive Buffer Space for more information.
2.
3.
4.
5.
18.4.2
TRANSMISSION BUFFER
All memory which is not used by the receive buffer is considered to be transmission buffer. Data which is to be transmitted should be written into any unused space. After a packet is transmitted, however, the hardware will write a 7-byte status vector into memory after the last byte in the packet. Therefore, the application should leave at least 7 bytes between each packet and the beginning of the receive buffer.
6.
7.
18.4.3
RECEIVE FILTERS
8.
The appropriate receive filters should be enabled or disabled by writing to the ERXFCON register. See Section 18.8 Receive Filters for information on how to configure it.
Preliminary
DS39762C-page 231
PIC18F97J60 FAMILY
REGISTER 18-18: MABBIPG: MAC BACK-TO-BACK INTER-PACKET GAP REGISTER
U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6-0 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown R/W-0 BBIPG6 R/W-0 BBIPG5 R/W-0 BBIPG4 R/W-0 BBIPG3 R/W-0 BBIPG2 R/W-0 BBIPG1 R/W-0 BBIPG0 bit 0
Unimplemented: Read as 0 BBIPG6:BBIPG0: Back-to-Back Inter-Packet Gap Delay Time bits When FULDPX (MACON3<0>) = 1: Nibble time offset delay between the end of one transmission and the beginning of the next in a back-to-back sequence. The register value should be programmed to the desired period in nibble times minus 3. The recommended setting is 15h which represents the minimum IEEE specified Inter-Packet Gap (IPG) of 9.6 s. When FULDPX (MACON3<0>) = 0: Nibble time offset delay between the end of one transmission and the beginning of the next in a back-to-back sequence. The register value should be programmed to the desired period in nibble times minus 6. The recommended setting is 12h which represents the minimum IEEE specified Inter-Packet Gap (IPG) of 9.6 s.
18.4.6
PHY INITIALIZATION SETTINGS
18.4.7
Depending on the application, bits in three of the PHY modules registers may also require configuration. The PDPXMD bit (PHCON1<8>) controls the PHY half/full-duplex configuration. The application must program the bit properly, along with the FULDPX bit (MACON3<0>). The HDLDIS bit (PHCON2<8>) disables automatic loopback of data. For proper operation, always set both HDLDIS and RXAPDIS (PHCON2<4>). The PHY register, PHLCON (Register 18-13), controls the outputs of LEDA and LEDB. If an application requires a LED configuration other than the default, alter this register to match the new requirements. The settings for LED operation are discussed in Section 18.1.2 LED Configuration.
DISABLING THE ETHERNET MODULE
There may be circumstances during which the Ethernet module is not needed for prolonged periods. For example, in situations where the application only needs to transmit or receive Ethernet packets on the occurrence of a particular event. In these cases, the module can be selectively powered down. To selectively disable the module: 1. 2. Turn off packet reception by clearing the RXEN bit. Wait for any in-progress packets to finish being received by polling the RXBUSY bit (ESTAT<2>). This bit should be clear before proceeding. Wait for any current transmissions to end by confirming that the TXRTS bit (ECON1<3>) is clear. Clear the ETHEN bit. This removes power and clock sources from the module, and makes the PHY registers inaccessible. The PHYRDY bit is also cleared automatically.
3.
4.
DS39762C-page 232
Preliminary
PIC18F97J60 FAMILY
18.5 Transmitting and Receiving Data
The Ethernet protocol (IEEE Standard 802.3) provides an extremely detailed description of the 10 Mbps, frame-based serial communications system. Before discussing the actual use of the Ethernet module, a brief review of the structure of a typical Ethernet data frame may be appropriate. It is assumed that users already have some familiarity with IEEE 802.3. Those requiring more information should refer to the official standard, or other Ethernet reference texts, for a more comprehensive explanation. Ethernet medium, a 7-byte preamble field and Start-of-Frame delimiter byte are appended to the beginning of the Ethernet packet. Thus, traffic seen on the twisted-pair cabling will appear as shown in Figure 18-7.
18.5.1.1
Preamble/Start-of-Frame Delimiter
18.5.1
PACKET FORMAT
Normal IEEE 802.3 compliant Ethernet frames are between 64 and 1518 bytes long. They are made up of five or six different fields: a destination MAC address, a source MAC address, a type/length field, data payload, an optional padding field and a Cyclic Redundancy Check (CRC). Additionally, when transmitted on the
When transmitting and receiving data with the Ethernet module, the preamble and Start-of-Frame delimiter bytes are automatically generated, or stripped from the packets, when they are transmitted or received. It can also automatically generate CRC fields and padding as needed on transmission, and verify CRC data on reception. The user application does not need to create or process these fields, or manually verify CRC data. However, the padding and CRC fields are written into the receive buffer when packets arrive, so they may be evaluated by the user application as needed.
FIGURE 18-7:
ETHERNET PACKET FORMAT

Number of Bytes Field Comments
7 1 6 6 2 Used in the Calculation of the FCS 46-1500
Preamble SFD DA SA Type/Length
Filtered out by the Module Start-of-Frame Delimiter (filtered out by the module) Destination Address, such as Multicast, Broadcast or Unicast Source Address Type of Packet or the Length of the Packet
Data Packet Payload (with optional padding)
Padding 4 FCS(1) Frame Check Sequence CRC
Note 1:
The FCS is transmitted starting with bit 31 and ending with bit 0.
Preliminary
DS39762C-page 233
PIC18F97J60 FAMILY
18.5.1.2 Destination Address 18.5.1.5 Data
The destination address field is a 6-byte field filled with the MAC address of the device that the packet is directed to. If the Least Significant bit in the first byte of the MAC address is set, the address is a Multicast destination. For example, 01-00-00-00-F0-00 and 33-45-67-89-AB-CD are Multicast addresses, while 00-00-00-00-F0-00 and 32-45-67-89-AB-CD are not. Packets with Multicast destination addresses are designed to arrive and be important to a selected group of Ethernet nodes. If the destination address field is the reserved Multicast address, FF-FF-FF-FF-FF-FF, the packet is a Broadcast packet and it will be directed to everyone sharing the network. If the Least Significant bit in the first byte of the MAC address is clear, the address is a Unicast address and will be designed for usage by only the addressed node. The Ethernet module incorporates receive filters which can be used to discard or accept packets with Multicast, Broadcast and/or Unicast destination addresses. When transmitting packets, the application is responsible for writing the desired destination address into the transmit buffer. The data field is a variable length field anywhere from 0 to 1500 bytes. Larger data packets will violate Ethernet standards and will be dropped by most Ethernet nodes. The Ethernet module, however, is capable of transmitting and receiving larger packets when the Huge Frame Enable bit, HFRMEN, is set (MACON3<2> = 1).
18.5.1.6
Padding
The padding field is a variable length field added to meet IEEE 802.3 specification requirements when small data payloads are used. The destination, source, type, data and padding of an Ethernet packet must be no smaller than 60 bytes. Adding the required 4-byte CRC field, packets must be no smaller than 64 bytes. If the data field is less than 46 bytes long, a padding field is required. When transmitting packets, the Ethernet module automatically generates zero-padding if the PADCFG2:PADCFG0 bits (MACON3<7:5>) are configured for this. Otherwise, the user application will need to add any padding to the packet before transmitting it. The module will not prevent the transmission of undersized packets should the application command such an action. When receiving packets, the module automatically rejects packets which are less than 18 bytes. All packets, 18 bytes and larger, will be subject to the standard receive filtering criteria and may be accepted as normal traffic. Since the module only rejects packets smaller than 18 bytes, it is important that the firmware check the length of every received packet and reject packets which are smaller than 64 bytes to meet IEEE 802.3 specification requirements.
18.5.1.3
Source Address
The source address field is a 6-byte field filled with the MAC address of the node which created the Ethernet packet. Users of the Ethernet module must generate a unique MAC address for each and every microcontroller used. MAC addresses consist of two portions. The first three bytes are known as the Organizationally Unique Identifier (OUI). OUIs are distributed by the IEEE. The last three bytes are address bytes at the discretion of the company that purchased the OUI. When transmitting packets, the assigned source MAC address must be written into the transmit buffer by the application. The module will not automatically transmit the contents of the MAADR registers which are used for the Unicast receive filter.
18.5.1.7
CRC
The CRC field is a 4-byte field which contains an industry standard, 32-bit CRC, calculated with the data from the destination, source, type, data and padding fields. It provides a way of detecting corrupted Ethernet frames, as well as junk data fragments resulting from packet collisions or another hosts aborted transmissions. When receiving packets, the Ethernet module will check the CRC of each incoming packet. If the CRCEN bit is set, packets with invalid CRCs will automatically be discarded. If CRCEN is clear and the packet meets all other receive filtering criteria, the packet will be written into the receive buffer and the application will be able to determine if the CRC was valid by reading the receive status vector (see Section 18.5.3 Receiving Packets). When transmitting packets, the module automatically generates a valid CRC and transmits it if the PADCFG2:PADCFG0 bits are configured for this. Otherwise, the user application must generate the CRC and place it in the transmit buffer. Given the complexity of calculating a CRC, it is highly recommended to allow the module to automatically calculate and include the CRC.
18.5.1.4
Type/Length
The type/length field is a 2-byte field which defines which protocol the following packet data belongs to. Alternately, if the field is filled with the contents of 05DCh (1500) or any smaller number, the field is considered a length field, and it specifies the amount of non-padding data which follows in the data field. Users implementing proprietary networks may choose to treat this field as a length field, while applications implementing protocols such as the Internet Protocol (IP), or Address Resolution Protocol (ARP), should program this field with the appropriate type defined by the protocols specification when transmitting packets.
DS39762C-page 234
Preliminary
PIC18F97J60 FAMILY
18.5.2 TRANSMITTING PACKETS The Ethernet modules MAC will automatically generate the preamble and Start-of-Frame (SOF) delimiter fields when transmitting. Additionally, the MAC can generate any padding (if needed) and the CRC if configured to do so. The application must generate and write all other frame fields into the buffer memory for transmission. In addition, the Ethernet module requires a single per-packet control byte to precede the packet for transmission. The control byte is organized as shown in Figure 18-8. Before transmitting packets, the MAC registers, which alter the transmission characteristics, should be initialized as documented in Section 18.4 Module Initialization.
FIGURE 18-8:
bit 7 bit 7-4 bit 3
FORMAT FOR PER-PACKET CONTROL BYTES

PHUGEEN PPADN PCRCEN POVERRIDE bit 0 Unimplemented: Read as 0 PHUGEEN: Per-Packet Huge Frame Enable bit When POVERRIDE = 1: 1 = The packet will be transmitted in whole 0 = The MAC will transmit up to the number of bytes specified by the MAMXFL registers. If the packet is larger than the bytes specified, it will be aborted after the MAMXFL registers specification is reached. When POVERRIDE = 0: This bit is ignored. PPADN: Per-Packet Padding Enable bit When POVERRIDE = 1: 1 = The packet will be zero-padded to 60 bytes if it is less than 60 bytes 0 = The packet will be transmitted without adding any padding bytes When POVERRIDE = 0: This bit is ignored. PCRCEN: Per-Packet CRC Enable bit When POVERRIDE = 1: 1 = A valid CRC will be calculated and attached to the frame 0 = No CRC will be appended. The last 4 bytes of the frame will be checked for validity as a CRC. When POVERRIDE = 0: This bit is ignored. POVERRIDE: Per-Packet Override bit 1 = The values of PCRCEN, PPADN and PHUGEEN will override the configuration defined by MACON3 0 = The values in MACON3 will be used to determine how the packet will be transmitted
bit 2
bit 1
bit 0
Preliminary
DS39762C-page 235
PIC18F97J60 FAMILY
An example of how the entire assembled transmit packet looks in memory is shown in Figure 18-9. To construct and transmit a packet in this fashion: 1. Set the ETXST Pointers to an appropriate unused location in the buffer. This will be the location of the per-packet control byte. In the example, it would be 0120h. It is recommended that an even address be used for the ETXST Pointers. Using EDATA and the EWRPT registers, sequentially write the packet data to the Ethernet buffer. In order, write the data for the per-packet control byte, the destination address, the source MAC address, the type/length and the data payload. Set the ETXND Pointers to point to the last byte in the data payload. In the example, it would be programmed to 0156h. Clear the TXIF flag bit (EIR<3>), and set the TXIE (EIE<3>) and ETHIE bits to enable an interrupt when done (if desired). Start the transmission process by setting the TXRTS bit (ECON1<3>). transmission engine share the same memory arbiter channel. Similarly, if the DMAST bit is set after TXRTS is already set, the DMA will wait until the TXRTS bit becomes clear before doing anything. While the transmission is in progress, the ETXST and ETXND Pointers should not be modified. If it is necessary to cancel the transmission, clear the TXRTS bit. When the packet is finished transmitting, or was aborted due to an error/cancellation, several things occur: The TXRTS bit is cleared. A 7-byte transmit status vector is written to the buffer at the location pointed to by the ETXND Pointers + 1. The TXIF flag is set An interrupt will be generated (if enabled) The ETXST and ETXND Pointers will not be modified. To check if the packet was successfully transmitted, read the TXABRT bit. If it has been set, poll the BUFER bit in addition to the various fields in the transmit status vector to determine the cause. The transmit status vector is organized as shown in Table 18-4. Multi-byte fields are written in little-endian format.
2.
3.
4.
5.
If a DMA operation was in progress while the TXRTS bit was set, the module will wait until the DMA operation is complete before attempting to transmit the packet. This possible delay is required because the DMA and
FIGURE 18-9:
SAMPLE TRANSMIT PACKET LAYOUT

Address Memory Description PHUGEEN, PPADN, PCRCEN and POVERRIDE
Buffer Pointers
ETXST = 0120h
0120h 0121h 0122h
0Eh data[1] data[2]
Control
Data Packet
Destination Address, Source Address, Type/Length and Data
ETXND = 0156h
0156h 0157h 0158h 0159h 015Ah 015Bh 015Ch 015Dh 015Eh
data[m] tsv[7:0] tsv[15:8] tsv[23:16] tsv[31:24] tsv[39:32] tsv[47:40] tsv[55:48] Status Vector
Status Vector Written by the Hardware
Start of the Next Packet
DS39762C-page 236
Preliminary
PIC18F97J60 FAMILY
TABLE 18-4:
Bit 55-52 51 50 49 48 47-32 31 30 29 28 27 26 25 24 23 22 21 Zero Transmit VLAN Tagged Frame Backpressure Applied Transmit Pause Control Frame Transmit Control Frame Total Bytes Transmitted on Wire Transmit Underrun Transmit Giant Transmit Late Collision Transmit Excessive Collision Transmit Excessive Defer Transmit Packet Defer Transmit Broadcast Transmit Multicast Transmit Done Transmit Length Out of Range Transmit Length Check Error
TRANSMIT STATUS VECTORS

Field 0 Frames length/type field contained 8100h which is the VLAN protocol identifier. Reserved, do not use. The frame transmitted was a control frame with a valid pause opcode. The frame transmitted was a control frame. Total bytes transmitted on the wire for the current packet, including all bytes from collided attempts. The transmission was aborted due to insufficient buffer memory bandwidth to sustain the 10 Mbit/s transmit rate. Byte count for frame was greater than the MAMXFL registers. Collision occurred after 64 bytes had already been transmitted. Packet was aborted after the number of collisions exceeded 15, the retransmission maximum. Packet was deferred in excess of 24,287 bit times (2.4287 ms), due to a continuously-occupied medium. Packet was deferred for at least one attempt but less than an excessive defer. Packets destination address was a Broadcast address. Packets destination address was a Multicast address. Transmission of the packet was completed successfully. Indicates that frame type/length field was larger than 1500 bytes (type field). Indicates that frame length field value in the packet does not match the actual data byte length and is not a type field. The FRMLNEN bit (MACON3<1>) must be set to get this error. The attached CRC in the packet did not match the internally generated CRC. Number of collisions the current packet incurred during transmission attempts. It applies to successfully transmitted packets and as such, will not show the possible maximum count of 16 collisions. Total bytes in frame not counting collided bytes. Description
20 19-16
Transmit CRC Error Transmit Collision Count
15-0
Transmit Byte Count
Preliminary
DS39762C-page 237
PIC18F97J60 FAMILY
18.5.3 RECEIVING PACKETS
Assuming that the receive buffer has been initialized, the MAC has been properly configured and the receive filters have been configured, the application should perform these steps to receive Ethernet packets: 1. Set the PKTIE and ETHIE bits to generate an Ethernet interrupt whenever a packet is received (if desired). Clear the RXERIF flag and set both RXERIE and ETHIE to generate an interrupt whenever a packet is dropped due to insufficient buffer space or memory access bandwidth (if desired). Enable reception by setting the RXEN bit (ECON1<2>). criteria will be discarded and the application will not have any means of identifying that a packet was thrown away. When a packet is accepted and completely written into the buffer: the EPKTCNT register is incremented, the PKTIF bit is set, an interrupt is generated (if enabled), and the Hardware Write Pointers, ERXWRPT, are automatically advanced.
2.
18.5.3.1
Receive Packet Layout
3.
After setting RXEN, the Duplex mode and the Receive Buffer Start and End Pointers should not be modified. Additionally, to prevent unexpected packets from arriving, it is recommended that RXEN be cleared before altering the receive filter configuration (ERXFCON) and MAC address. After reception is enabled, packets which are not filtered out will be written into the circular receive buffer. Any packet which does not meet the necessary filter
Figure 18-10 shows the layout of a received packet. The packets are preceded by a 6-byte header which contains a Next Packet Pointer in addition to a receive status vector which contains receive statistics, including the packets size. The receive status vectors are shown in Table 18-5. If the last byte in the packet ends on an odd value address, the hardware will automatically add a padding byte when advancing the Hardware Write Pointer. As such, all packets will start on an even boundary.
FIGURE 18-10:
SAMPLE RECEIVE PACKET LAYOUT

Address Memory Description
Packet N 1 101Fh 1020h 1021h 1022h 1023h 1024h 1025h 1026h 1027h Packet N 5Eh 10h rsv[7:0] rsv[15:8] rsv[23:16] rsv[30:24] data[1] data[2] Low Byte High Byte status[7:0] status[15:8] status[23:16] status[31:24]
End of the Previous Packet
Next Packet Pointer
Receive Status Vector
1059h 105Ah 105Bh 105Ch 105Dh 105Eh Packet N + 1
data[m-3] data[m-2] data[m-1] data[m]
crc[31:24] crc[23:16] crc[15:8] crc[7:0]
Packet Data: Destination Address, Source Address, Type/Length, Data, Padding, CRC
Byte Skipped to Ensure Even Buffer Address Start of the Next Packet
DS39762C-page 238
Preliminary
PIC18F97J60 FAMILY
TABLE 18-5:
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 Zero Receive VLAN Type Detected Receive Unknown Opcode Receive Pause Control Frame Receive Control Frame Dribble Nibble Receive Broadcast Packet Receive Multicast Packet Received OK Length Out of Range Length Check Error CRC Error Reserved Carrier Event Previously Seen Indicates that at some time since the last receive, a carrier event was detected. The carrier event is not associated with this packet. A carrier event is activity on the receive channel that does not result in a packet receive attempt being made. Indicates a packet over 50,000 bit times occurred or that a packet was dropped since the last receive. Indicates length of the received frame. This includes the destination address, source address, type/length, data, padding and CRC fields. This field is stored in little-endian format.
RECEIVE STATUS VECTORS

Field 0 Current frame was recognized as a VLAN tagged frame. Current frame was recognized as a control frame but it contained an unknown opcode. Current frame was recognized as a control frame containing a valid pause frame opcode and a valid destination address. Current frame was recognized as a control frame for having a valid type/length designating it as a control frame. Indicates that after the end of this packet, an additional 1 to 7 bits were received. The extra bits were thrown away. Indicates packet received had a valid Broadcast address. Indicates packet received had a valid Multicast address. Indicates that the packet had a valid CRC and no symbol errors. Indicates that frame type/length field was larger than 1500 bytes (type field). Indicates that frame length field value in the packet does not match the actual data byte length. Indicates that the frame CRC field value does not match the CRC calculated by the MAC. Description
17 16 15-0
Reserved Long Event/Drop Event Received Byte Count
18.5.3.2
Reading Received Packets
To process the packet, an application will normally start reading from the beginning of the Next Packet Pointer. The application will save the Next Packet Pointer, any necessary bytes from the receive status vector, and then proceed to read the actual packet contents. If the AUTOINC bit is set, it will be able to sequentially read the entire packet without ever modifying the ERDPT registers. The Read Pointer would automatically wrap at the end of the circular receive buffer to the beginning.
In the event that the application needed to randomly access the packet, it would be necessary to manually calculate the proper ERDPT registers, taking care to not exceed the end of the receive buffer, if the packet spans the ERXND to ERXST buffer boundary. In other words, given the packet start address and a desired offset, the application should follow the logic shown in Equation 18-1.
EQUATION 18-1:
RANDOM ACCESS ADDRESS CALCULATION
If Packet Start Address + Offset > ERXND, then ERDPT = Packet Start Address + Offset (ERXND ERXST + 1) else ERDPT = Packet Start Address + Offset
Preliminary
DS39762C-page 239
PIC18F97J60 FAMILY
18.5.3.3 Freeing Receive Buffer Space
After the user application has processed a packet (or part of the packet) and needs to free the occupied buffer space used by the processed data, it must advance the Receive Buffer Read Pointer pair, ERXRDPT. The module always writes up to, but not over, the memory pointed to by the ERXRDPT registers. If an attempt to overwrite the Receive Buffer Read Pointer location occurs, the packet in progress is aborted, the RXERIF flag is set and an interrupt is generated (if enabled). In this manner, the hardware will never overwrite unprocessed packets. Normally, the ERXRDPT pair is advanced close to a value pointed to by the Next Packet Pointer which precedes the receive status vector for the current packet. The Receive Buffer Read Pointer Low Byte (ERXRDPTL register) is internally buffered to prevent the pointer from moving when only one byte is updated. To move the ERXRDPT pair, the application must write to ERXRDPTL first. The write will update the internal buffer but will not affect the register. When the application writes to ERXRDPTH, the internally buffered low byte will be loaded into the ERXRDPTL register at the same time. The ERXRDPT bytes can be read in any order. When they are read, the actual value of the registers will be returned. As a result, the buffered low byte is not readable. In addition to advancing the Receive Buffer Read Pointer, after each packet is fully processed, the application must set the PKTDEC bit (ECON2<6>). This causes the EPKTCNT register to decrement by 1. After decrementing, if EPKTCNT is 0, the PKTIF flag bit is automatically cleared. Otherwise, it remains set, indicating that additional packets are in the receive buffer and are waiting to be processed. Attempting to decrement EPKTCNT below 0 does not cause an underflow to 255, but may cause an unintentional interrupt; the application should avoid decrementing EPKTCNT in this situation. Additionally, if the EPKTCNT register ever maximizes at 255, all new packets which are received will be aborted, even if buffer space is available. To indicate the error, the RXERIF is set and an interrupt is generated (if enabled). To prevent this condition, the user application must properly decrement the counter whenever a packet is processed. Because only one pointer is available to control buffer area ownership, the application must process packets in the order they are received. If a packet is to be saved and processed later, the application should copy the packet to an unused location in memory. This can be done efficiently using the integrated DMA controller (see Section 18.9 Direct Memory Access Controller).
18.5.3.4
Receive Buffer Free Space
At any time the application needs to know how much receive buffer space is remaining, it should read the Hardware Write Pointers (ERXWRPT registers) and compare it with the ERXRDPT registers. Combined with the known size of the receive buffer, the free space can be derived. Note: The ERXWRPT registers only update when a packet has been successfully received. If the application reads it just before another packet is to be successfully completed, the value returned could be stale and off by the maximum frame length permitted (MAMXFLH:MAMXFLL) plus 8. Furthermore, as the application reads one byte of the ERXWRPT registers, a new packet may arrive and update the 13-bit pointer before the application has an opportunity to read the other byte of the ERXWRPT registers.
When reading the ERXWRPT registers with the receive hardware enabled, special care must be taken to ensure the low and high bytes are read as a matching set. To be assured that a matching set is obtained: 1. 2. 3. 4. Read the EPKTCNT register and save its contents. Read ERXWRPTL and ERXWRPTH. Read the EPKTCNT register again. Compare the two packet counts. If they are not the same, go back to step 2.
With the Hardware Write Pointers obtained, the free space can be calculated as shown in Example 18-2. The hardware prohibits moving the Write Pointer to the same value occupied by the ERXRDPT registers, so at least one byte will always go unused in the buffer. The Equation 18-2 calculation reflects the lost byte.
EQUATION 18-2:
RECEIVE BUFFER FREE SPACE CALCULATION
If ERXWRPT > ERXRDPT, then Free Space = (ERXND ERXST) (ERXWRPT ERXRDPT) else if ERXWRPT = ERXRDPT, then Free Space = (ERXND ERXST) else Free Space = ERXRDPT ERXWRPT 1
DS39762C-page 240
Preliminary
PIC18F97J60 FAMILY
TABLE 18-6:
Register Name EIE EIR ESTAT ECON1 ETXSTL ETXSTH ETXNDL ETXNDH MACON1 MACON3 MACON4 MABBIPG MAIPGL MAIPGH MAMXFLL MAMXFLH Legend:
SUMMARY OF REGISTERS ASSOCIATED WITH PACKET TRANSMISSION

Bit 7 TXRST Bit 6 PKTIE PKTIF BUFER RXRST DEFER BBIPG6 Bit 5 DMAIE DMAIF DMAST r BBIPG5 Bit 4 LINKIE LINKIF r CSUMEN Bit 3 TXIE TXIF TXRTS Bit 2 RXBUSY RXEN Bit 1 TXERIE TXERIF TXABRT Bit 0 RXERIE RXERIF PHYRDY Reset Values on Page: 63 63 63 60 64 64 64 64 MARXEN FULDPX r BBIPG0 65 65 65 65 65 65 64 64 TXPAUS PHDREN BBIPG3 RXPAUS HFRMEN BBIPG2 PASSALL FRMLNEN r BBIPG1
Transmit Start Register Low Byte (ETXST<7:0>) Transmit Start Register High Byte (ETXST<12:8>) Transmit End Register High Byte (ETXND<12:8>) r r BBIPG4 Transmit End Register Low Byte (ETXND<7:0>)
PADCFG2 PADCFG1 PADCFG0 TXCRCEN
MAC Non Back-to-Back Inter-Packet Gap Register Low Byte (MAIPGL<6:0>) MAC Non Back-to-Back Inter-Packet Gap Register High Byte (MAIPGH<6:0>)
Maximum Frame Length Register Low Byte (MAMXFL<7:0>) Maximum Frame Length Register High Byte (MAMXFL<15:8>) = unimplemented, r = reserved bit. Shaded cells are not used.
TABLE 18-7:
Register Name EIE EIR ESTAT ECON2 ECON1 ERXSTL ERXSTH ERXNDL ERXNDH ERXRDPTH ERXFCON EPKTCNT MACON1 MACON3 MAMXFLL MAMXFLH Legend:
SUMMARY OF REGISTERS ASSOCIATED WITH PACKET RECEPTION

Bit 7 Bit 6 PKTIE PKTIF BUFER PKTDEC RXRST ANDOR Bit 5 DMAIE DMAIF ETHEN DMAST CRCEN Bit 4 LINKIE LINKIF r CSUMEN Bit 3 TXIE TXIF TXRTS Bit 2 RXBUSY RXEN Bit 1 TXERIE TXERIF TXABRT Bit 0 RXERIE RXERIF PHYRDY Reset Values on Page: 63 63 63 63 60 64 64 64 64 63 63 64 64 r TXPAUS PHDREN RXPAUS PASSALL MARXEN FULDPX 65 65 64 64 HFRMEN FRMLNEN HTEN MCEN BCEN
AUTOINC TXRST UCEN
Receive Start Register Low Byte (ERXST<7:0>) Receive Start Register High Byte (ERXST<12:8>) Receive End Register High Byte (ERXND<12:8>) Receive Buffer Read Pointer High Byte (ERXRDPT<12:8>) PMEN MPEN Receive End Register Low Byte (ERXND<7:0>)
ERXRDPTL Receive Buffer Read Pointer Low Byte (ERXRDPT<7:0>)
Ethernet Packet Count Register PADCFG2 PADCFG1 PADCFG0 TXCRCEN
Maximum Frame Length Register Low Byte (MAMXFL<7:0>) Maximum Frame Length Register High Byte (MAMXFL<15:8>) = unimplemented, r = reserved bit. Shaded cells are not used.
Preliminary
DS39762C-page 241
PIC18F97J60 FAMILY
18.6 Duplex Mode Configuration and Negotiation
If the number of retransmission attempts reaches 15 and another collision occurs, the packet is aborted and the TXRTS bit is cleared. The application will then be responsible for taking appropriate action. The application will be able to determine that the packet was aborted instead of being successfully transmitted by reading the TXABRT flag. For more information, see Section 18.5.2 Transmitting Packets. If the collision occurs after 64 bytes have already been transmitted, the packet is immediately aborted without any retransmission attempts. Ordinarily, in IEEE 802.3 compliant networks which are properly configured, this late collision will not occur. User intervention may be required to correct the issue. This problem may occur as a result of a full-duplex node attempting to transmit on the half-duplex medium. Alternately, the module may be attempting to operate in Half-Duplex mode while it may be connected to a full-duplex network. Excessively long cabling and network size may also be a possible cause of late collisions.
The Ethernet module does not support Automatic Duplex mode negotiation. If it is connected to an automatic duplex negotiation enabled network switch or Ethernet controller, the module will be detected as a half-duplex device. To communicate in full duplex, the module and the remote node (switch, router or Ethernet controller) must be manually configured for full-duplex operation.
18.6.1
HALF-DUPLEX OPERATION
The Ethernet module operates in Half-Duplex mode when the FULDPX (MACON3<0>) and PDPXMD (PHCON1<8>) bits are cleared (= 0). If only one of these two bits is set, the module will be in an indeterminate state and not function correctly. Since switching between Full and Half-Duplex modes may result in this indeterminate state, it is recommended that the application not transmit any packets (maintain the TXRTS bit clear), and disable packet reception (maintain the RXEN bit clear) during this period. In Half-Duplex mode, only one Ethernet controller may be transmitting on the physical medium at any time. If the application requests a packet to be transmitted by setting the TXRTS bit while another Ethernet controller is already transmitting, the Ethernet module will delay, waiting for the remote transmitter to stop. When it stops, the module will attempt to transmit its packet. Should another Ethernet controller start transmitting at approximately the same time, the data on the wire will become corrupt and a collision will occur. The hardware will handle this condition in one of two ways. If the collision occurs before 64 bytes have been transmitted, the following events occur: 1. 2. 3. 4. the TXRTS bit remains set; the transmit error interrupt does not occur; a random exponential backoff delay elapses, as defined by the IEEE 802.3 specification; a new attempt to transmit the packet from the beginning occurs. The application does not need to intervene.
18.6.2
FULL-DUPLEX OPERATION
The Ethernet module operates in Full-Duplex mode when the FULDPX (MACON3<0>) and PDPXMD (PHCON1<8>) bits are both set (= 1). If only one of these two bits is clear, the module will be in an indeterminate state and not function correctly. Again, since switching between Full and Half-Duplex modes may result in this indeterminate state, it is recommended that the application not transmit any packets and should disable packet reception during this period. In Full-Duplex mode, packets will be transmitted while simultaneously packets may be received. Given this, it is impossible to cause any collisions when transmitting packets.
DS39762C-page 242
Preliminary
PIC18F97J60 FAMILY
18.7 Flow Control
The Ethernet module implements hardware flow control for both Full and Half-Duplex modes. The operation of this feature differs depending on which mode is being used. the timer reaches zero, or was sent a frame with a zero pause timer value, the MAC that received the pause frame will resume transmitting any pending packets. To prevent a pause frame from stopping all traffic on the entire network, Ethernet switches and routers do not propagate pause control frames in Full-Duplex mode. The pause operation only applies to the direct recipient. A sample network is shown in Figure 18-11. If Computer A were to be transmitting too much data to the microcontroller-based application in Full-Duplex mode, the Ethernet module could transmit a pause control frame to stop the data which is being sent to it. The Ethernet Switch would take the pause frame and stop sending data to the application. If Computer A continues to send data, the Ethernet Switch will buffer the data so it can be transmitted later when its pause timer expires. If the Ethernet Switch begins to run out of buffer space, it will likely transmit a pause control frame of its own to Computer A. If, for some reason the Ethernet Switch does not generate a pause control frame of its own, or one of the nodes does not properly handle the pause frame it receives, then packets will inevitably be dropped. In any event, any communication between Computer A and Computer B will always be completely unaffected.
18.7.1
HALF-DUPLEX MODE
In Half-Duplex mode, setting the FCEN0 bit (EFLOCON<0>) causes flow control to be enabled. When FCEN0 is set, a continuous preamble pattern of alternating 1s and 0s (55h) will automatically be transmitted on the Ethernet medium. Any connected nodes will see the transmission and either not transmit anything, waiting for the transmission to end, or will attempt to transmit and immediately cause a collision. Because a collision will always occur, no nodes on the network will be able to communicate with each other and no new packets will arrive. When the application causes the module to transmit a packet by setting the TXRTS bit, the preamble pattern will stop being transmitted. An inter-packet delay will pass as configured by register MABBIPG, and then the module will attempt to transmit its packet. After the inter-packet delay, other nodes may begin to transmit. Because all traffic was jammed previously, several nodes may begin transmitting and a series of collisions may occur. When the module successfully finishes transmitting its packet or aborts it, the transmission of the preamble pattern will automatically restart. When the application wishes to no longer jam the network, it should clear the FCEN0 bit. The preamble transmission will cease and normal network operation will resume. Given the detrimental network effects that are possible and lack of effectiveness, it is not recommend that half-duplex flow control be used unless the application will be in a closed network environment with proper testing.
FIGURE 18-11:
SAMPLE FULL-DUPLEX NETWORK
18.7.2
FULL-DUPLEX MODE
In Full-Duplex mode (MACON3<0> = 1), hardware flow control is implemented by means of transmitting pause control frames, as defined by the IEEE 802.3 specification. Pause control frames are 64-byte frames consisting of the reserved Multicast destination address of 01-80-C2-00-00-01, the source address of the sender, a special pause opcode, a 2-byte pause timer value and padding/CRC. Normally, when a pause control frame is received by a MAC, the MAC will finish the packet it is transmitting and then stop transmitting any new frames. The pause timer value will be extracted from the control frame and used to initialize an internal timer. The timer will automatically decrement every 512 bit times, or 51.2 s. While the timer is counting down, reception of packets is still enabled. If new pause frames arrive, the timer will be re-initialized with the new pause timer value. When
Preliminary
DS39762C-page 243
PIC18F97J60 FAMILY
To enable flow control in Full-Duplex mode, set the TXPAUS and RXPAUS bits in the MACON1 register. Then, at any time that the receiver buffer is running out of space, set the Flow Control Enable bits, FCEN1:FCEN0 (EFLOCON<1:0>). The module will automatically finish transmitting anything that was in progress and then send a valid pause frame loaded with the selected pause timer value. Depending on the mode selected, the application may need to eventually clear Flow Control mode by again writing to the FCEN bits. When the RXPAUS bit is set and a valid pause frame arrives with a non-zero pause timer value, the module will automatically inhibit transmissions. If the TXRTS bit becomes set to send a packet, the hardware will simply wait until the pause timer expires before attempting to send the packet and subsequently, clearing the TXRTS bit. Normally, this is transparent to the microcontroller, and it will never know that a pause frame had been received. Should it be desirable to know when the MAC is paused or not, the user should set the PASSALL bit (MACON1<1>), then manually interpret the pause control frames which may arrive.
REGISTER 18-19: EFLOCON: ETHERNET FLOW CONTROL REGISTER

U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-3 bit 2 bit 1-0 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown U-0 U-0 U-0 U-0 R-0 r R/W-0 FCEN1 R/W-0 FCEN0 bit 0
Unimplemented: Read as 0 Reserved: Do not use FCEN1:FCEN0: Flow Control Enable bits When FULDPX (MACON3<0>) = 1: 11 = Send one pause frame with a 0 timer value and then turn flow control off 10 = Send pause frames periodically 01 = Send one pause frame then turn flow control off 00 = Flow control off When FULDPX (MACON3<0>) = 0: x1 = Flow control on x0 = Flow control off
TABLE 18-8:
Register Name ECON1 MACON1 MABBIPG EFLOCON EPAUSL EPAUSH
SUMMARY OF REGISTERS USED WITH FLOW CONTROL

Bit 7 TXRST Bit 6 RXRST BBIPG6 Bit 5 DMAST BBIPG5 Bit 4 CSUMEN r BBIPG4 Bit 3 TXRTS TXPAUS BBIPG3 Bit 2 RXEN RXPAUS BBIPG2 r Bit 1 BBIPG1 FCEN1 Bit 0 BBIPG0 FCEN0 Reset Values on Page: 60 65 65 65 65 65
PASSALL MARXEN
Pause Timer Value Register Low Byte (EPAUS<7:0>) Pause Timer Value Register High Byte (EPAUS<15:8>)
Legend: = unimplemented, r = reserved bit. Shaded cells are not used.
DS39762C-page 244
Preliminary
PIC18F97J60 FAMILY
18.8 Receive Filters
18.8.4 HASH TABLE FILTER
To minimize microcontroller processing overhead, the Ethernet module incorporates a range of different receive filters which can automatically reject packets which are not needed. Six different types of packet filters are implemented: Unicast Multicast Broadcast Pattern Match Magic Packet Hash Table The Hash Table receive filter is typically used to receive traffic sent to a specific Multicast group address. Because it checks the specific destination address of packets, it is capable of filtering out more unwanted packets than the Multicast filter. The filter performs a 32-bit CRC over the six destination address bytes in the packet, using the polynomial 4C11DB7h. From the resulting 32-bit binary number, a 6-bit value is derived from bits 28:23. This value in turn points to location in a table formed by the Ethernet Hash Table registers, ETH0 through ETH7. If the bit in that location is set, the packet meets the Hash Table filter criteria and is accepted. The specific pointer values for each bit location in the table are shown in Table 18-9. An example of the Hash Table operation is shown in Example 18-1. In this case, the destination address 01-00-00-00-01-2C produces a Table Pointer value of 34h, which points to bit 4 of ETH6. If this bit is 1, the packet will be accepted. By extension, clearing every bit in the Hash Table registers means that the filter criteria will never be met. Similarly, if every bit in the Hash Table is set, the filter criteria will always be met.
The individual filters are all configured by the ERXFCON register (Register 18-20). More than one filter can be active at any given time. Additionally, the filters can be configured by the ANDOR bit to either logically AND or logically OR the tests of several filters. In other words, the filters may be set so that only packets accepted by all active filters are accepted, or a packet accepted by any one filter is accepted. The flowcharts in Figure 18-12 and Figure 18-13 show the effect that each of the filters will have, depending on the setting of ANDOR. The device can enter Promiscuous mode and receive all legal packets by setting the ERXFCON register to 20h (enabling only the CRC filter for valid packets). The proper setting of the register will depend on the application requirements.
TABLE 18-9:
Register EHT0 EHT1 EHT2 EHT3 EHT4 EHT5 EHT6 EHT7
BIT ASSIGNMENTS IN HASH TABLE REGISTERS

Bit Number in Hash Table 6 06 0E 16 1E 26 2E 36 3E 5 05 0D 15 1D 25 2D 35 3D 4 04 0C 14 1C 24 2C 34 3C 3 03 0B 13 1B 23 2B 33 3B 2 02 0A 12 1A 22 2A 32 3A 1 01 09 11 19 21 29 31 39 0 00 08 10 18 20 28 30 38
18.8.1
UNICAST FILTER
The Unicast receive filter checks the destination address of all incoming packets. If the destination address exactly matches the contents of the MAADR registers, the packet meets the Unicast filter criteria.
7 07 0F 17 1F 27 2F 37 3F
18.8.2
MULTICAST FILTER
The Multicast receive filter checks the destination address of all incoming packets. If the Least Significant bit of the first byte of the destination address is set, the packet meets the Multicast filter criteria.
18.8.3
BROADCAST FILTER
The Broadcast receive filter checks the destination address of all incoming packets. If the destination address is FF-FF-FF-FF-FF-FF, the packet meets the Broadcast filter criteria.
EXAMPLE 18-1:
DERIVING A HASH TABLE LOCATION

01-00-00-00-01-2C (hex)
Packet Destination Address: Result of CRC-32 with 4C11DB7h: 1101 1010 0000 1011 0100 0101 0111 0101 (binary) Pointerderivedfrombits 28:23ofCRCresult: 110100 (binary), or 34 (hex) Corresponding Hash Table Location: ETH6<4>
Preliminary
DS39762C-page 245
PIC18F97J60 FAMILY
REGISTER 18-20: ERXFCON: ETHERNET RECEIVE FILTER CONTROL REGISTER
R/W-1 UCEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown R/W-0 ANDOR R/W-1 CRCEN R/W-0 PMEN R/W-0 MPEN R/W-0 HTEN R/W-0 MCEN R/W-1 BCEN bit 0
UCEN: Unicast Filter Enable bit When ANDOR = 1: 1 = Packets not having a destination address matching the local MAC address will be discarded 0 = Filter disabled When ANDOR = 0: 1 = Packets with a destination address matching the local MAC address will be accepted 0 = Filter disabled ANDOR: AND/OR Filter Select bit 1 = AND: Packets will be rejected unless all enabled filters accept the packet 0 = OR: Packets will be accepted unless all enabled filters reject the packet CRCEN: Post-Filter CRC Check Enable bit 1 = All packets with an invalid CRC will be discarded 0 = The CRC validity will be ignored PMEN: Pattern Match Filter Enable bit When ANDOR = 1: 1 = Packets must meet the Pattern Match criteria or they will be discarded 0 = Filter disabled When ANDOR = 0: 1 = Packets which meet the Pattern Match criteria will be accepted 0 = Filter disabled MPEN: Magic Packet Filter Enable bit When ANDOR = 1: 1 = Packets must be Magic Packets for the local MAC address or they will be discarded 0 = Filter disabled When ANDOR = 0: 1 = Magic Packets for the local MAC address will be accepted 0 = Filter disabled HTEN: Hash Table Filter Enable bit When ANDOR = 1: 1 = Packets must meet the Hash Table criteria or they will be discarded 0 = Filter disabled When ANDOR = 0: 1 = Packets which meet the Hash Table criteria will be accepted 0 = Filter disabled MCEN: Multicast Filter Enable bit When ANDOR = 1: 1 = The LSb of the first byte of the packets destination address must be set, or they will be discarded 0 = Filter disabled When ANDOR = 0: 1 = Packets which have the LSb of the first byte in the destination address set, will be accepted 0 = Filter disabled BCEN: Broadcast Filter Enable bit When ANDOR = 1: 1 = Packets must have a destination address of FF-FF-FF-FF-FF-FF or they will be discarded 0 = Filter disabled When ANDOR = 0: 1 = Packets which have a destination address of FF-FF-FF-FF-FF-FF will be accepted 0 = Filter disabled
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
DS39762C-page 246
Preliminary
PIC18F97J60 FAMILY
FIGURE 18-12: RECEIVE FILTERING USING OR LOGIC
Packet Detected on Wire, ANDOR = 0 (OR)
UCEN, PMEN, MPEN, HTEN, MCEN and BCEN all clear? No
Yes
UCEN set?
Yes
Unicast packet?
Yes
CRCEN set?
No
No
No
Yes
PMEN set?
Yes
Pattern matches?
Yes
CRCEN valid?
Yes
Accept Packet
No
No
No Reject Packet
MPEN set?
Yes
Magic Packet for us?
Yes
No
No
HTEN set?
Yes
Hash table bit set?
Yes
No
No
MCEN set?
Yes
Multicast destination?
Yes
No
No
BCEN set?
Yes
Broadcast destination? No
Yes
No
Preliminary
DS39762C-page 247
PIC18F97J60 FAMILY
FIGURE 18-13: RECEIVE FILTERING USING AND LOGIC
Packet Detected on Wire, ANDOR = 1 (AND)
UCEN set?
Yes
Unicast packet?
No
No
Yes
PMEN set?
Yes
Pattern Matches? Yes
No
No
MPEN set?
Yes
Magic Packet for us? Yes
No
No
HTEN set?
Yes
Hash Table bit set?
No
No
Yes
MCEN set?
Yes
Multicast destination?
No
No
Yes
BCEN set?
Yes
Broadcast destination? Yes
No
No
No
CRCEN set?
Yes No
CRC valid?
Yes Accept Packet Reject Packet
DS39762C-page 248
Preliminary
PIC18F97J60 FAMILY
18.8.5 PATTERN MATCH FILTER
The Pattern Match filter selects up to 64 bytes from the incoming packet and calculates an IP checksum of the bytes. The checksum is then compared to the EPMCS registers. The packet meets the Pattern Match filter criteria if the calculated checksum matches the EPMCS registers. The Pattern Match filter may be useful for filtering packets which have expected data inside them. To use the Pattern Match filter, the application must program the Pattern Match offset (EPMOH:EPMOL), all of the Pattern Match mask bytes (EPMM0:EPMM7) and the Pattern Match Checksum register pair (EPMCSH:EPMCSL). The Pattern Match offset should be loaded with the offset from the beginning of the destination address field to the 64-byte window which will be used for the checksum computation. Within the 64-byte window, each individual byte can be selectively included or excluded from the checksum computation by setting or clearing the respective bit in the Pattern Match mask. If a packet is received which would cause the 64 byte window to extend past the end of the CRC, the filter criteria will immediately not be met, even if the corresponding mask bits are all 0. Note: In all cases, the value of the Pattern Match offset must be even for proper operation. Programming the EMPO register pair with an odd value will cause unpredictable results. The Pattern Match Checksum registers should be programmed to the checksum which is expected for the selected bytes. The checksum is calculated in the same manner that the DMA module calculates checksums (see Section 18.9.2 Checksum Calculations). Data bytes which have corresponding mask bits programmed to 0 are completely removed for purposes of calculating the checksum, as opposed to treating the data bytes as zero. As an example, if the application wished to filter all packets having a particular source MAC address of 00-04-A3-FF-FF-FF, it could program the Pattern Match offset to 0000h and then set bits 6 and 7 of EPMM0 and bits 0, 1, 2 and 3 of EPMM1 (assuming all other mask bits are 0). The proper checksum to program into the EPMCS registers would be 5BFCh. As an alternative configuration, it could program the offset to 0006h and set bits 0, 1, 2, 3, 4 and 5 of EPMM0. The checksum would still be 5BFCh. However, the second case would be less desirable as packets less than 70 bytes long could never meet the Pattern Match criteria, even if they would generate the proper checksum given the mask configuration. Another example of a Pattern Match filter is illustrated in Figure 18-14.
FIGURE 18-14:
SAMPLE PATTERN MATCH FORMAT
Input Configuration: EMPOH:EPMOL = 0006h EPMM7:EPMM0 = 0000000000001F0Ah EPMCSH:EPMCSL = 563Fh Field Received Data Byte # DA SA Type/Length Data FCS
11 22 33 44 55 66 77 88 99 AA BB CC 00 5A 0 1 2 3 4 5 6 7 8 9 10 11 12 13
09 0A 0B 0C 0D . . . 40 . . . FE 45 23 01 14 15 16 17 18 . . . 70 . . .
Bytes Used for Checksum Computation 64-Byte Window Used for Pattern Match
Values Used for Checksum Computation = {88h, AAh, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 00h} (00h padding byte added by hardware) Note: Received data is shown in hexadecimal. Byte numbers are shown in decimal format.
Preliminary
DS39762C-page 249
PIC18F97J60 FAMILY
18.8.6 MAGIC PACKET FILTER
The Magic Packet pattern consists of a sync pattern of six FFh bytes, followed by 16 repeats of the destination address (Figure 18-15). The Magic Packet filter checks the destination address and data fields of all incoming packets. If the destination address matches the MAADR registers and the data field holds a valid Magic Packet pattern someplace within it, then the packet will meet the Magic Packet filter criteria.
FIGURE 18-15:
SAMPLE MAGIC PACKET FORMAT
Received Data 00 11 22 33 44 55 77 88 99 AA BB CC 00 FE 09 0A 0B 0C 0D 0E FF FF FF FF FF 00 FF FF FF FF FF FF 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 19 1A 1B 1C 1D 1E EF 54 32 10
Field DA SA Type/Length Header
Comments Destination MAC Address Source MAC Address Optional Application Data or Protocol Header Sync Pattern
Magic Packet Pattern
16 Repeats of the Destination MAC Address
Footer FCS
Optional Application Data or Protocol Footer
DS39762C-page 250
Preliminary
PIC18F97J60 FAMILY
18.9 Direct Memory Access Controller
The Ethernet module incorporates a dual purpose DMA controller, which can be used to copy data between locations within the 8-Kbyte memory buffer. It can also be used to calculate a 16-bit checksum which is compatible with various industry standard communication protocols, including TCP, UDP, IP, ICMP, etc. The DMA is controlled using three pointers and several status/control bits: EDMASTH:EDMASTL: Source Start Address EDMANDH:EDMANDL: Source End Address EDMADSTH:EDMADSTL: Destination Start Address DMAST and CSUMEN (ECON1<5,4>): DMA Start/Busy and Checksum Enable bits DMAIE and DMAIF (EIE<5> and EIR<5>): DMA Interrupt Enable and Flag bits The Source and End Pointers define what data will be copied or checksumed. The Destination Pointer, used only when copying data, defines where copied data will be placed. All three pointers are with respect to the 8-Kbyte Ethernet memory and cannot be used to access memory in the PIC microcontroller data memory space. When a DMA operation begins, the EDMAST register pair is copied into an Internal Source Pointer. The DMA will execute on one byte at a time and then increment the Internal Source Pointer. However, if a byte is processed and the Internal Source Pointer is equal to the Receive Buffer End Pointer pair, ERXND, the Source Pointer will not be incremented. Instead, the Internal Source Pointer will be loaded with the Receive Buffer Start Pointer pair, ERXST. In this way, the DMA will follow the circular FIFO structure of the receive buffer and received packets can be processed using one operation. The DMA operation will end when the Internal Source Pointer matches the EDMAND Pointers. While any DMA operation is in progress, the DMA Pointers and the CSUMEN bit (ECON1<4>) should not be modified. The DMA operation can be canceled at any time by clearing the DMAST bit (ECON1<5>). No registers will change; however, some memory bytes may already have been copied if a DMA copy was in progress. Some operational requirements must always be kept in mind when using the DMA. Failure to observe these requirements may result in loss of Ethernet buffer data, or even complete failure of Ethernet operation: If the EDMAND Pointers cannot be reached because of the receive buffer wrapping behavior, the DMA operation will never end. By design, the DMA module cannot be used to copy or calculate a checksum over only one byte (EDMAST = EDMAND). An attempt to do so may overwrite all memory in the buffer and never end. After termination of a DMA operation (DMAST is cleared by hardware or firmware), the application must not set DMAST again within 4 instruction cycles. To ensure reliable operation, avoid having the application access EDATA during a DMA copy operation. EDATA may be safely accessed during DMA checksum operations.
18.9.1
COPYING MEMORY
To copy memory within the buffer: 1. Program the EDMAST, EDMAND, and EDMADST register pairs with the appropriate start, end and destination addresses. The EDMAST registers should point to the first byte to copy from, the EDMAND registers should point to the last byte to copy and the EDMADST registers should point to the first byte in the destination range. The destination range will always be linear, never wrapping at any values except from 8191 to 0 (the 8-Kbyte memory boundary). Extreme care should be taken when calculating the End Pointer to prevent a never ending DMA operation which would overwrite the entire 8-Kbyte buffer. 2. If desired, set the DMAIE (EIE<5>) and ETHIE (PIE2<5>) bits, and clear the DMAIF (EIR<5>) flag bit to enable an interrupt at the end of the copy process. 3. Clear the CSUMEN (ECON1<4>) bit. 4. Start the DMA copy by setting the DMAST (ECON1<5>) bit. If a transmit operation is in progress (TXRTS bit is set) while the DMAST bit is set, the module will wait until the transmit operation is complete before attempting to do the DMA copy. This possible delay is required because the DMA and transmission engine are unable to access the buffer at the same time. When the copy is complete, the DMA hardware will clear the DMAST bit, set the DMAIF bit and generate an interrupt (if enabled). The pointers and the EDMACS registers will not be modified. After the DMA module has been initialized and has begun its copy, one instruction cycle (TCY) will be required for each byte copied. However, if the Ethernet receive hardware accumulates one byte of data, the DMA will stall that cycle, yielding to the higher priority operation. If a maximum size, 1518-byte packet was copied while no other memory bandwidth was being used, the DMA module would require slightly more than 145.7 s to complete at a core frequency of 41.667 MHz. The time required to copy a minimum size packet of 64 bytes would be approximately 6.2 s (at 41.667 MHz) plus register configuration time.
Preliminary
DS39762C-page 251
PIC18F97J60 FAMILY
18.9.2 CHECKSUM CALCULATIONS
The checksum calculation logic treats the source data as a series of 16-bit big-endian integers. If the source range contains an odd number of bytes, a padding byte of 00h is effectively added to the end of the series for purposes of calculating the checksum. The calculated checksum is the 16-bit, ones complement of the ones complement sum of all 16-bit integers. For example, if the bytes included in the checksum were {89h, ABh, CDh}, the checksum would begin by computing 89ABh + CD00h. A carry out of the 16th bit would occur in the example, so in 16-bit ones complement arithmetic, it would be added back to the first bit. The resulting value of 56ACh would finally be complemented to achieve a checksum of A953h. To calculate a checksum: 1. Set the EDMAST and EDMAND register pairs to point to the first and last bytes of buffer data to be included in the checksum. Care should be taken when programming these pointers to prevent a never-ending checksum calculation due to receive buffer wrapping. To generate an optional interrupt when the checksum calculation is done, set the DMAIE (EIE<5>) and ETHIE (PIE2<5>) bits and clear the DMAIF (EIR<5>) bit. Start the calculation by setting the CSUMEN (ECON1<4>) and DMAST (ECON1<5>) bits. When the checksum is finished being calculated, the hardware will clear the DMAST bit, set the DMAIF bit and an interrupt will be generated if enabled. The DMA Pointers will not be modified, and no memory will be written to. The EDMACSH and EDMACSL registers will contain the calculated checksum. The application may write this value into a packet, compare this value with zero (to validate a received block of data containing a checksum field in it), or compare it with some other checksum, such as a pseudo header checksum used in various protocols (TCP, UDP, etc.). When operating the DMA in Checksum mode, it takes one instruction cycle (TCY) for every byte included in the checksum. As a result, if a checksum over 1446 bytes was performed, the DMA module would require slightly more than 138.8 s to complete the operation at 41.667 MHz. At the same frequency, a small 20-byte header field would take approximately 1.9 s plus DMA setup time to calculate a sum. These estimated times assume that the Ethernet receive hardware does not need memory access bandwidth and the CPU does not issue any reads or writes to the EDATA register while the DMA is computing. Like the DMA Copy mode, the checksum operation will not start until the TXRTS bit (ECON1<3>) is clear. This may considerably increase the checksum calculation time if the application transmits a large packet and immediately attempts to validate a checksum on a received packet.
2.
3.
TABLE 18-10: SUMMARY OF REGISTERS ASSOCIATED WITH THE DMA CONTROLLER

Register Name EIE EIR ECON1 ERXNDL ERXNDH EDMASTL EDMASTH EDMANDL EDMANDH EDMADSTL EDMADSTH EDMACSL EDMACSH Bit 7 TXRST Bit 6 PKTIE PKTIF RXRST Bit 5 DMAIE DMAIF DMAST Bit 4 LINKIE LINKIF CSUMEN Bit 3 TXIE TXIF TXRTS Bit 2 RXEN Bit 1 TXERIE TXERIF Bit 0 RXERIE RXERIF Reset Values on Page 63 63 60 63 63 63 63 63 63 63 63 63 63
Receive End Register Low Byte (ERXND<7:0>) Receive End Register High Byte (ERXND<12:8>) DMA Start Register High Byte (EDMAST<12:8>) DMA End Register High Byte (EDMAND<12:8>) DMA Destination Register High Byte (EDMADST<12:8>) DMA Start Register Low Byte (EDMAST<7:0>) DMA End Register Low Byte (EDMAND<7:0>) DMA Destination Register Low Byte (EDMADST<7:0>) DMA Checksum Register Low Byte (EDMACS<7:0>) DMA Checksum Register High Byte (EDMACS<15:8>)
Legend: = unimplemented. Shaded cells are not used.
DS39762C-page 252
Preliminary
PIC18F97J60 FAMILY
18.10 Module Resets
The Ethernet module provides selective module Resets: Transmit Only Reset Receive Only Reset
18.10.2
TRANSMIT ONLY RESET
18.10.1
MICROCONTROLLER RESETS
Following any standard Reset event, the Ethernet module returns to a known state. The contents of the Ethernet buffer memory are unknown. All SFR and PHY registers are loaded with their specified Reset values, depending on the type of Reset event. However, the PHY registers must not be accessed until the PHY start-up timer has expired and the PHYRDY bit (ESTAT<0>) becomes set, or at least 1 ms has passed since the ETHEN bit was set. For more details, see Section 18.1.3.1 Start-up Timer.
The Transmit Only Reset is performed by writing a 1 to the TXRST bit (ECON1<7>). This resets the transmit logic only. Other register and control blocks, such as buffer management and host interface, are not affected by a Transmit Only Reset event. To return to normal operation, the TXRST bit must be cleared in software. After clearing TXRST, firmware must not write to any Ethernet module SFRs for at least 1.6 s. After the delay, normal operation can resume.
18.10.3
RECEIVE ONLY RESET
The Receive Only Reset is performed by writing a 1 to the RXRST bit (ECON1<6>). This action resets receive logic only. Other register and control blocks, such as the buffer management and host interface blocks, are not affected by a Receive Only Reset event. To return to normal operation, the RXRST bit is cleared in software. After clearing RXRST, firmware must not write to any Ethernet module SFRs for at least 1.6 s. After the delay, normal operation can resume.
Preliminary
DS39762C-page 253
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 254
Preliminary
PIC18F97J60 FAMILY
19.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE
Master SSP (MSSP) Module Overview 19.3 SPI Mode
The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used: Serial Data Out (SDOx) RC5/SDO1 (or RD4/SDO2 for 100-pin devices) Serial Data In (SDIx) RC4/SDI1/SDA1 (or RD5/SDI2/SDA2 for 100-pin devices) Serial Clock (SCKx) RC3/SCK1/SCL1 (or RD6/SCK2/SCL2 for 100-pin devices) Additionally, a fourth pin may be used when in a Slave mode of operation: Slave Select (SSx) RF7/SS1 (or RD7/SS2 for 100-pin devices) Figure 19-1 shows the block diagram of the MSSP module when operating in SPI mode.
19.1
The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes: Serial Peripheral Interface (SPI) Inter-Integrated Circuit (I2C) - Full Master mode - Slave mode (with general address call) The I C interface supports the following modes in hardware: Master mode Multi-Master mode Slave mode The 64-pin and 80-pin devices of the PIC18F97J60 family have one MSSP module, designated as MSSP1. The 100-pin devices have two MSSP modules, designated as MSSP1 and MSSP2. Each module operates independently of the other. Note: Throughout this section, generic references to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names and module I/O signals use the generic designator x to indicate the use of a numeral to distinguish a particular module when required. Control bit names are not individuated.
2
FIGURE 19-1:
MSSP BLOCK DIAGRAM (SPI MODE)

Internal Data Bus Read SSPxBUF reg Write
SDIx SSPxSR reg SDOx bit 0 Shift Clock
SSx
19.2
Control Registers
SSx Control Enable Edge Select 2 Clock Select SSPM3:SSPM0
Each MSSP module has three associated control registers. These include a status register (SSPxSTAT) and two control registers (SSPxCON1 and SSPxCON2). The use of these registers and their individual configuration bits differ significantly depending on whether the MSSP module is operating in SPI or I2C mode. Additional details are provided under the individual sections. Note: In devices with more than one MSSP module, it is very important to pay close attention to the SSPxCON register names. SSP1CON1 and SSP1CON2 control different operational aspects of the same module, while SSP1CON1 and SSP2CON1 control the same features for two different modules.
SCKx
SMP:CKE 4 2 Edge Select
(TMR22Output)
Prescaler TOSC 4, 16, 64
Data to TXx/RXx in SSPxSR TRIS bit
Preliminary
DS39762C-page 255
PIC18F97J60 FAMILY
19.3.1 REGISTERS
Each MSSP module has four registers for SPI mode operation. These are: MSSPx Control Register 1 (SSPxCON1) MSSPx Status Register (SSPxSTAT) Serial Receive/Transmit Buffer Register (SSPxBUF) MSSPx Shift Register (SSPxSR) Not directly accessible SSPxCON1 and SSPxSTAT are the control and status registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write. SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from. In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set. During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.
REGISTER 19-1:
R/W-0 SMP bit 7 Legend: R = Readable bit -n = Value at POR bit 7
SSPxSTAT: MSSPx STATUS REGISTER (SPI MODE)

R/W-0 CKE
(1)
R-0 D/A
R-0 P
R-0 S
R-0 R/W
R-0 UA
R-0 BF bit 0
SMP: Sample bit SPI Master mode: 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time SPI Slave mode: SMP must be cleared when SPI is used in Slave mode. CKE: SPI Clock Select bit(1) 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state D/A: Data/Address bit Used in I2C mode only. P: Stop bit Used in I2C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared. S: Start bit Used in I2C mode only. R/W: Read/Write Information bit Used in I2C mode only. UA: Update Address bit Used in I2C mode only BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPxBUF is full 0 = Receive not complete, SSPxBUF is empty Polarity of clock state is set by the CKP bit (SSPxCON1<4>).
bit 6
bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
Note 1:
DS39762C-page 256
Preliminary
PIC18F97J60 FAMILY
REGISTER 19-2:
R/W-0 WCOL bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
SSPxCON1: MSSPx CONTROL REGISTER 1 (SPI MODE)

R/W-0 R/W-0 SSPEN
(2)
R/W-0 CKP
R/W-0 SSPM3
(3)
R/W-0 SSPM2
(3)
R/W-0 SSPM1
(3)
R/W-0 SSPM0(3) bit 0
SSPOV
(1)
WCOL: Write Collision Detect bit (Transmit mode only) 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision SSPOV: Receive Overflow Indicator bit(1) SPI Slave mode: 1 = A new byte is received while the SSPxBUF register is still holding the previous data. In case of overflow, the data in SSPxSR is lost. Overflow can only occur in Slave mode. The user must read the SSPxBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). 0 = No overflow SSPEN: Master Synchronous Serial Port Enable bit(2) 1 = Enables serial port and configures SCKx, SDOx, SDIx and SSx as serial port pins 0 = Disables serial port and configures these pins as I/O port pins CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits(3) 0101 = SPI Slave mode, clock = SCKx pin, SSx pin control disabled, SSx can be used as I/O pin 0100 = SPI Slave mode, clock = SCKx pin, SSx pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = FOSC/64 0001 = SPI Master mode, clock = FOSC/16 0000 = SPI Master mode, clock = FOSC/4 In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register. When this bit is enabled, these pins must be properly configured as input or output. Bit combinations not specifically listed here are either reserved or implemented in I2C mode only.
bit 6
bit 5
bit 4
bit 3-0
Note 1: 2: 3:
Preliminary
DS39762C-page 257
PIC18F97J60 FAMILY
19.3.2 OPERATION
When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified: Master mode (SCKx is the clock output) Slave mode (SCKx is the clock input) Clock Polarity (Idle state of SCKx) Data Input Sample Phase (middle or end of data output time) Clock Edge (output data on rising/falling edge of SCKx) Clock Rate (Master mode only) Slave Select mode (Slave mode only) Each MSSP module consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full detect bit, BF (SSPxSTAT<0>), and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the Write Collision detect bit, WCOL (SSPxCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPxBUF register completed successfully. When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF (SSPxSTAT<0>), indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPxBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 19-1 shows the loading of the SSP1BUF (SSP1SR) for data transmission. The SSPxSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various status conditions.
EXAMPLE 19-1:
LOOP BTFSS BRA MOVF MOVWF MOVF MOVWF
LOADING THE SSP1BUF (SSP1SR) REGISTER

SSP1STAT, BF LOOP SSP1BUF, W RXDATA TXDATA, W SSP1BUF ;Has data been received (transmit complete)? ;No ;WREG reg = contents of SSP1BUF ;Save in user RAM, if data is meaningful ;W reg = contents of TXDATA ;New data to xmit
DS39762C-page 258
Preliminary
PIC18F97J60 FAMILY
19.3.3 ENABLING SPI I/O
To enable the serial port, MSSP Enable bit, SSPEN (SSPxCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPxCON registers and then set the SSPEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows: SDIx is automatically controlled by the SPI module SDOx must have TRISC<5> (or TRISD<4>) bit cleared SCKx (Master mode) must have TRISC<3> (or TRISD<6>) bit cleared SCKx (Slave mode) must have TRISC<3> (or TRISD<6>) bit set SSx must have TRISF<7> (or TRISD<7>) bit set Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.
19.3.4
TYPICAL CONNECTION
Figure 19-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCKx signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission: Master sends data Slave sends dummy data Master sends data Slave sends data Master sends dummy data Slave sends data
FIGURE 19-2:
SPI MASTER/SLAVE CONNECTION
SPI Master SSPM3:SSPM0 = 00xxb SDOx SDIx
SPI Slave SSPM3:SSPM0 = 010xb
Serial Input Buffer (SSPxBUF)
Serial Input Buffer (SSPxBUF)
Shift Register (SSPxSR) MSb LSb
SDIx
SDOx
Shift Register (SSPxSR) MSb LSb
SCKx PROCESSOR 1
Serial Clock
SCKx PROCESSOR 2
Preliminary
DS39762C-page 259
PIC18F97J60 FAMILY
19.3.5 MASTER MODE
The master can initiate the data transfer at any time because it controls the SCKx. The master determines when the slave (Processor 2, Figure 19-2) will broadcast data by the software protocol. In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a Line Activity Monitor mode. The clock polarity is selected by appropriately programming the CKP bit (SSPxCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 19-3, Figure 19-5 and Figure 19-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user-programmable to be one of the following: FOSC/4 (or TCY) FOSC/16 (or 4 TCY) FOSC/64 (or 16 TCY) Timer2 output/2
This allows a maximum data rate (at 40 MHz) of 10.00 Mbps. Figure 19-3 shows the waveforms for Master mode. When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.
FIGURE 19-3:
Write to SSPxBUF SCKx (CKP = 0 CKE = 0) SCKx (CKP = 1 CKE = 0) SCKx (CKP = 0 CKE = 1) SCKx (CKP = 1 CKE = 1) SDOx (CKE = 0) SDOx (CKE = 1) SDIx (SMP = 0) Input Sample (SMP = 0) SDIx (SMP = 1) Input Sample (SMP = 1) SSPxIF SSPxSR to SSPxBUF
SPI MODE WAVEFORM (MASTER MODE)
4 Clock Modes
bit 7 bit 7
bit 6 bit 6
bit 5 bit 5
bit 4 bit 4
bit 3 bit 3
bit 2 bit 2
bit 1 bit 1
bit 0 bit 0
bit 7
bit 0
bit 7
bit 0
Next Q4 Cycle after Q2
DS39762C-page 260
Preliminary
PIC18F97J60 FAMILY
19.3.6 SLAVE MODE
In Slave mode, the data is transmitted and received as the external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set. Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCKx pin. The Idle state is determined by the CKP bit (SSPxCON1<4>). While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications. While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep. SDOx pin is driven. When the SSx pin goes high, the SDOx pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application. Note 1: When the SPI is in Slave mode with SSx pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the SSx pin is set to VDD. 2: If the SPI is used in Slave mode with CKE set, then the SSx pin control must be enabled. When the SPI module resets, the bit counter is forced to 0. This can be done by either forcing the SSx pin to a high level or clearing the SSPEN bit. To emulate two-wire communication, the SDOx pin can be connected to the SDIx pin. When the SPI needs to operate as a receiver, the SDOx pin can be configured as an input. This disables transmissions from the SDOx. The SDIx can always be left as an input (SDIx function) since it cannot create a bus conflict.
19.3.7
SLAVE SELECT SYNCHRONIZATION
The SSx pin allows a Synchronous Slave mode. The SPI must be in Slave mode with SSx pin control enabled (SSPxCON1<3:0> = 04h). When the SSx pin is low, transmission and reception are enabled and the
FIGURE 19-4:
SSx
SLAVE SYNCHRONIZATION WAVEFORM
SCKx (CKP = 0 CKE = 0) SCKx (CKP = 1 CKE = 0)
Write to SSPxBUF
SDOx
bit 7
bit 6
bit 7
bit 0
SDIx (SMP = 0) Input Sample (SMP = 0) SSPxIF Interrupt Flag SSPxSR to SSPxBUF
bit 0 bit 7 bit 7
Preliminary
DS39762C-page 261
PIC18F97J60 FAMILY
FIGURE 19-5:
SSx Optional SCKx (CKP = 0 CKE = 0) SCKx (CKP = 1 CKE = 0) Write to SSPxBUF SDOx SDIx (SMP = 0) Input Sample (SMP = 0) SSPxIF Interrupt Flag SSPxSR to SSPxBUF Next Q4 Cycle after Q2 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)
bit 7
bit 0
FIGURE 19-6:
SSx Not Optional SCKx (CKP = 0 CKE = 1) SCKx (CKP = 1 CKE = 1) Write to SSPxBUF SDOx SDIx (SMP = 0) Input Sample (SMP = 0) SSPxIF Interrupt Flag SSPxSR to SSPxBUF
SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
bit 7
bit 0
DS39762C-page 262
Preliminary
PIC18F97J60 FAMILY
19.3.8 OPERATION IN POWER-MANAGED MODES 19.3.10 BUS MODE COMPATIBILITY
In SPI Master mode, module clocks may be operating at a different speed than when in full power mode. In the case of Sleep mode, all clocks are halted. In Idle modes, a clock is provided to the peripherals. That clock should be from the primary clock source, the secondary clock (Timer1 oscillator at 32.768 kHz) or the INTRC source. See Section 2.7 Clock Sources and Oscillator Switching for additional information. In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system. If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled. If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data. In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set, and if enabled, will wake the device. Table 19-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.
TABLE 19-1:
SPI BUS MODES

Control Bits State CKP 0 0 1 1 CKE 1 0 1 0
Standard SPI Mode Terminology 0, 0 0, 1 1, 0 1, 1
There is also an SMP bit which controls when the data is sampled.
19.3.11
SPI CLOCK SPEED AND MODULE INTERACTIONS
Because MSSP1 and MSSP2 are independent modules, they can operate simultaneously at different data rates. Setting the SSPM3:SSPM0 bits of the SSPxCON1 register determines the rate for the corresponding module. An exception is when both modules use Timer2 as a time base in Master mode. In this instance, any changes to the Timer2 operation will affect both MSSP modules equally. If different bit rates are required for each module, the user should select one of the other three time base options for one of the modules.
19.3.9
EFFECTS OF A RESET
A Reset disables the MSSP module and terminates the current transfer.
Preliminary
DS39762C-page 263
PIC18F97J60 FAMILY
TABLE 19-2:
Name INTCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 TRISC TRISD TRISF SSP1BUF SSP1CON1 SSP1STAT SSP2BUF SSP2CON1 SSP2STAT
REGISTERS ASSOCIATED WITH SPI OPERATION

Bit 7 Bit 6 Bit 5 Bit 4 INT0IE TX1IF TX1IE TX1IP TX2IF TX2IE TX2IP TRISC4 TRISD4
(1)
Bit 3 RBIE SSP1IF SSP1IE SSP1IP TMR4IF TMR4IE TMR4IP TRISC3 TRISD3 TRISF3 SSPM3 S SSPM3 S
Bit 2 TMR0IF CCP1IF CCP1IE CCP1IP CCP5IF CCP5IE CCP5IP TRISC2 TRISD2 TRISF2 SSPM2 R/W SSPM2 R/W
Bit 1 INT0IF TMR2IF TMR2IE TMR2IP CCP4IF CCP4IE CCP4IP TRISC1 TRISD1 TRISF1 SSPM1 UA SSPM1 UA
Bit 0 RBIF TMR1IF TMR1IE TMR1IP CCP3IF CCP3IE CCP3IP TRISC0 TRISD0 TRISF0 SSPM0 BF SSPM0 BF
Reset Values on Page: 59 61 61 61 61 61 61 61 61 61 60 60 60 63 63 63
GIE/GIEH PEIE/GIEL TMR0IE PSPIF PSPIE PSPIP SSP2IF(1) SSP2IE(1) SSP2IP(1) TRISC7 TRISD7(1) TRISF7 WCOL SMP WCOL SMP ADIF ADIE ADIP BCL2IF BCL2IE BCL2IP TRISC6 TRISD6
(1)
RC1IF RC1IE RC1IP RC2IF RC2IE RC2IP TRISC5 TRISD5

(1)
TRISF6 SSPOV CKE SSPOV CKE
TRISF5 SSPEN D/A SSPEN D/A
TRISF4 CKP P CKP P
MSSP1 Receive Buffer/Transmit Register
MSSP2 Receive Buffer/Transmit Register
Legend: Shaded cells are not used by the MSSP module in SPI mode. Note 1: These bits are only available in 100-pin devices; otherwise, they are unimplemented and read as 0.
DS39762C-page 264
Preliminary
PIC18F97J60 FAMILY
19.4 I2C Mode
19.4.1 REGISTERS
The MSSP module in I 2C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing. Two pins are used for data transfer: Serial clock (SCLx) RC3/SCK1/SCL1 (or RD6/SCK2/SCL2 for 100-pin devices) Serial data (SDAx) RC4/SDI1/SDA1 (or RD5/SDI2/SDA2 for 100-pin devices) The user must configure these pins as inputs by setting the TRISC<4:3> or TRISD<5:4> bits. The MSSP module has six registers for I2C operation. These are: MSSPx Control Register 1 (SSPxCON1) MSSPx Control Register 2 (SSPxCON2) MSSPx Status Register (SSPxSTAT) MSSPx Receive Buffer/Transmit Register (SSPxBUF) MSSPx Shift Register (SSPxSR) Not directly accessible MSSPx Address Register (SSPxADD) SSPxCON1, SSPxCON2 and SSPxSTAT are the control and status registers in I2C mode operation. The SSPxCON1 and SSPxCON2 registers are readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write. Many of the bits in SSPxCON2 assume different functions, depending on whether the module is operating in Master or Slave mode. SSPxCON2<5:1> also assume different names in Slave mode. The different aspects of SSPxCON2 are shown in Register 19-5 (for Master mode) and Register 19-6 (Slave mode). SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from. SSPxADD register holds the slave device address when the MSSP is configured in I2C Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPxADD act as the Baud Rate Generator reload value. In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.
Set, Reset S, P bits (SSPxSTAT reg)
FIGURE 19-7:
MSSP BLOCK DIAGRAM (I2C MODE)

Internal Data Bus
Read SCLx SDAx Shift Clock SSPxSR reg MSb SSPxBUF reg
Write
LSb Addr Match
Match Detect Address Mask
SSPxADD reg
Start and Stop bit Detect
During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.
Preliminary
DS39762C-page 265
PIC18F97J60 FAMILY
REGISTER 19-3:
R/W-0 SMP bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
SSPxSTAT: MSSPx STATUS REGISTER (I2C MODE)

R/W-0 CKE R-0 D/A R-0 P
(1)
R-0 S
(1)
R-0 R/W
(2,3)
R-0 UA
R-0 BF bit 0
SMP: Slew Rate Control bit In Master or Slave mode: 1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control enabled for High-Speed mode (400 kHz) CKE: SMBus Select bit In Master or Slave mode: 1 = Enable SMBus specific inputs 0 = Disable SMBus specific inputs D/A: Data/Address bit In Master mode: Reserved. In Slave mode: 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address P: Stop bit(1) 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last S: Start bit(1) 1 = Indicates that a Start bit has been detected last 0 = Start bit was not detected last R/W: Read/Write Information bit (I2C mode only)(2,3) In Slave mode: 1 = Read 0 = Write In Master mode: 1 = Transmit is in progress 0 = Transmit is not in progress UA: Update Address bit (10-Bit Slave mode only) 1 = Indicates that the user needs to update the address in the SSPxADD register 0 = Address does not need to be updated BF: Buffer Full Status bit In Transmit mode: 1 = SSPxBUF is full 0 = SSPxBUF is empty In Receive mode: 1 = SSPxBUF is full (does not include the ACK and Stop bits) 0 = SSPxBUF is empty (does not include the ACK and Stop bits) This bit is cleared on Reset and when SSPEN is cleared. This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not ACK bit. ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Active mode.
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Note 1: 2: 3:
DS39762C-page 266
Preliminary
PIC18F97J60 FAMILY
REGISTER 19-4:
R/W-0 WCOL bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
SSPxCON1: MSSPx CONTROL REGISTER 1 (I2C MODE)

R/W-0 R/W-0 SSPEN R/W-0 CKP R/W-0 SSPM3 R/W-0 SSPM2 R/W-0 SSPM1 R/W-0 SSPM0 bit 0
SSPOV
WCOL: Write Collision Detect bit In Master Transmit mode: 1 = A write to the SSPxBUF register was attempted while the I2C conditions were not valid for a transmission to be started (must be cleared in software) 0 = No collision In Slave Transmit mode: 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision In Receive mode (Master or Slave modes): This is a dont care bit. SSPOV: Receive Overflow Indicator bit In Receive mode: 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared in software) 0 = No overflow In Transmit mode: This is a dont care bit in Transmit mode. SSPEN: Master Synchronous Serial Port Enable bit 1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins(1) 0 = Disables serial port and configures these pins as I/O port pins(1) CKP: SCKx Release Control bit In Slave mode: 1 = Releases clock 0 = Holds clock low (clock stretch), used to ensure data setup time In Master mode: Unused in this mode. SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits 1111 = I2C Slave mode, 10-bit addressing with Start and Stop bit interrupts enabled(2) 1110 = I2C Slave mode, 7-bit addressing with Start and Stop bit interrupts enabled(2) 1011 = I2C Firmware Controlled Master mode (slave Idle)(2) 1000 = I2C Master mode, clock = FOSC/(4 * (SSPADD + 1))(2) 0111 = I2C Slave mode, 10-bit addressing(2) 0110 = I2C Slave mode, 7-bit addressing(2) When enabled, the SDAx and SCLx pins must be configured as inputs. Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.
bit 6
bit 5
bit 4
bit 3-0
Note 1: 2:
Preliminary
DS39762C-page 267
PIC18F97J60 FAMILY
REGISTER 19-5:
R/W-0 GCEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
SSPxCON2: MSSPx CONTROL REGISTER 2 (I2C MASTER MODE)

R/W-0 R/W-0 ACKDT(1) R/W-0 ACKEN(2) R/W-0 RCEN(2) R/W-0 PEN(2) R/W-0 RSEN(2) R/W-0 SEN(2) bit 0
ACKSTAT
GCEN: General Call Enable bit (Slave mode only) Unused in Master mode. ACKSTAT: Acknowledge Status bit (Master Transmit mode only) 1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave ACKDT: Acknowledge Data bit (Master Receive mode only)(1) 1 = Not Acknowledge 0 = Acknowledge ACKEN: Acknowledge Sequence Enable bit(2) 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Automatically cleared by hardware. 0 = Acknowledge sequence Idle RCEN: Receive Enable bit (Master Receive mode only)(2) 1 = Enables Receive mode for I2C 0 = Receive Idle PEN: Stop Condition Enable bit(2) 1 = Initiate Stop condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Stop condition Idle RSEN: Repeated Start Condition Enable bit(2) 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Repeated Start condition Idle SEN: Start Condition Enable/Stretch Enable bit(2) 1 = Initiate Start condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Start condition Idle Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive. If the I2C module is active, these bits may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Note 1: 2:
DS39762C-page 268
Preliminary
PIC18F97J60 FAMILY
REGISTER 19-6:
R/W-0 GCEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
SSPxCON2: MSSPx CONTROL REGISTER 2 (I2C SLAVE MODE)

R/W-0 R/W-0 ADMSK5 R/W-0 ADMSK4 R/W-0 ADMSK3 R/W-0 ADMSK2 R/W-0 ADMSK1 R/W-0 SEN(1) bit 0
ACKSTAT
GCEN: General Call Enable bit (Slave mode only) 1 = Enable interrupt when a general call address (0000h) is received in the SSPxSR 0 = General call address disabled ACKSTAT: Acknowledge Status bit Unused in Slave mode. ADMSK5:ADMSK2: Slave Address Mask Select bits 1 = Masking of corresponding bits of SSPxADD enabled 0 = Masking of corresponding bits of SSPxADD disabled ADMSK1: Slave Address Least Significant Mask Select bit In 7-Bit Addressing mode: 1 = Masking of SSPxADD<1> is only enabled 0 = Masking of SSPxADD<1> is only disabled In 10-Bit Addressing mode: 1 = Masking of SSPxADD<1:0> enabled 0 = Masking of SSPxADD<1:0> disabled SEN: Stretch Enable bit(1) 1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled) 0 = Clock stretching is disabled If the I2C module is active, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).
bit 6 bit 5-2
bit 1
bit 0
Note 1:
Preliminary
DS39762C-page 269
PIC18F97J60 FAMILY
19.4.2 OPERATION
The MSSP module functions are enabled by setting the MSSP Enable bit, SSPEN (SSPxCON1<5>). The SSPxCON1 register allows control of the I 2C operation. Four mode selection bits (SSPxCON1<3:0>) allow one of the following I 2C modes to be selected: I C Master mode, clock = (FOSC/4) x (SSPxADD + 1) I 2C Slave mode (7-bit addressing) I 2C Slave mode (10-bit addressing) I 2C Slave mode (7-bit addressing) with Start and Stop bit interrupts enabled I 2C Slave mode (10-bit addressing) with Start and Stop bit interrupts enabled I 2C Firmware Controlled Master mode, slave is Idle Selection of any I 2C mode, with the SSPEN bit set, forces the SCLx and SDAx pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC or TRISD bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCLx and SDAx pins.
2
The SCLx clock input must have a minimum high and low for proper operation. The high and low times of the I2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.
19.4.3.1
Addressing
Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPxSR register. All incoming bits are sampled with the rising edge of the clock (SCLx) line. The value of register SSPxSR<7:1> is compared to the value of the SSPxADD register. The address is compared on the falling edge of the eighth clock (SCLx) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur: 1. 2. 3. 4. The SSPxSR register value is loaded into the SSPxBUF register. The Buffer Full bit, BF, is set. An ACK pulse is generated. The MSSP Interrupt Flag bit, SSPxIF, is set (and the interrupt is generated, if enabled) on the falling edge of the ninth SCLx pulse.
19.4.3
SLAVE MODE
In Slave mode, the SCLx and SDAx pins must be configured as inputs (TRISC<4:3> or TRISD<5:4> are set). The MSSP module will override the input state with the output data when required (slave-transmitter). The I 2C Slave mode hardware will always generate an interrupt on an exact address match. In addition, address masking will also allow the hardware to generate an interrupt for more than one address (up to 31 in 7-bit addressing, and up to 63 in 10-bit addressing). Through the mode select bits, the user can also choose to interrupt on Start and Stop bits. When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPxBUF register with the received value currently in the SSPxSR register. Any combination of the following conditions will cause the MSSP module not to give this ACK pulse: The Buffer Full bit, BF (SSPxSTAT<0>), was set before the transfer was received. The MSSP Overflow bit, SSPOV (SSPxCON1<6>), was set before the transfer was received. In this case, the SSPxSR register value is not loaded into the SSPxBUF, but bit SSPxIF is set. The BF bit is cleared by reading the SSPxBUF register, while bit SSPOV is cleared through software.
In 10-Bit Addressing mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPxSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal 11110 A9 A8 0, where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit addressing is as follows, with steps 7 through 9 for the slave-transmitter: 1. 2. Receive first (high) byte of address (bits SSPxIF, BF and UA are set). Update the SSPxADD register with second (low) byte of address (clears bit UA and releases the SCLx line). Read the SSPxBUF register (clears bit BF) and clear flag bit, SSPxIF. Receive second (low) byte of address (bits SSPxIF, BF and UA are set). Update the SSPxADD register with the first (high) byte of address. If match releases SCLx line, this will clear bit UA. Read the SSPxBUF register (clears bit BF) and clear flag bit, SSPxIF. Receive Repeated Start condition. Receive first (high) byte of address (bits SSPxIF and BF are set). Read the SSPxBUF register (clears bit BF) and clear flag bit SSPxIF.
3. 4. 5.
6. 7. 8. 9.
DS39762C-page 270
Preliminary
PIC18F97J60 FAMILY
19.4.3.2 Address Masking
Masking an address bit causes that bit to become a dont care. When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which makes it possible to Acknowledge up to 31 addresses in 7-bit mode, and up to 63 addresses in 10-bit mode (see Example 19-2). The I2C Slave behaves the same way whether address masking is used or not. However, when address masking is used, the I2C slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking SSPxBUF. In 7-Bit Addressing mode, address mask bits, ADMSK<5:1> (SSPxCON2<5:1>), mask the corresponding address bits in the SSPxADD register. For any ADMSK bits that are set (ADMSK<n> = 1), the corresponding address bit is ignored (SSPxADD<n> = x). For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask. In 10-Bit Addressing mode, bits ADMSK<5:2> mask the corresponding address bits in the SSPxADD register. In addition, ADMSK1 simultaneously masks the two LSbs of the address (SSPxADD<1:0>). For any ADMSK bits that are active (ADMSK<n> = 1), the corresponding address bit is ignored (SSPxADD<n> = x). Also note, that although in 10-Bit Addressing mode, the upper address bits reuse part of the SSPxADD register bits. The address mask bits do not interact with those bits; they only affect the lower address bits. Note 1: ADMSK1 masks the two Least Significant bits of the address. 2: The two Most Significant bits of the address are not affected by address masking.
EXAMPLE 19-2:
7-Bit Addressing:
ADDRESS MASKING EXAMPLES
SSPxADD<7:1> = A0h (1010000) (SSPxADD<0> is assumed to be 0) ADMSK<5:1> = 00111 Addresses Acknowledged: A0h, A2h, A4h, A6h, A8h, AAh, ACh, AEh 10-Bit Addressing: SSPxADD<7:0> = A0h (10100000) (the two MSb of the address are ignored in this example since they are not affected by masking) ADMSK<5:1> = 00111 Addresses Acknowledged: A0h, A1h, A2h, A3h, A4h, A5h, A6h, A7h, A8h, A9h, AAh, ABh, ACh, ADh, AEh, AFh
Preliminary
DS39762C-page 271
PIC18F97J60 FAMILY
19.4.3.3 Reception 19.4.3.4 Transmission
When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and the SDAx line is held low (ACK). When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPxSTAT<0>) is set, or bit SSPOV (SSPxCON1<6>) is set. An MSSP interrupt is generated for each data transfer byte. The interrupt flag bit, SSPxIF, must be cleared in software. The SSPxSTAT register is used to determine the status of the byte. If SEN is enabled (SSPxCON2<0> = 1), SCKx/SCLx (RC3 or RD6) will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPxCON1<4>). See Section 19.4.4 Clock Stretching for more details. When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register. The ACK pulse will be sent on the ninth bit and pin RC3 or RD6 is held low, regardless of SEN (see Section 19.4.4 Clock Stretching for more details). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then, pin RC3 or RD6 should be enabled by setting bit, CKP (SSPxCON1<4>). The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time (Figure 19-10). The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. If the SDAx line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPxSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDAx line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, pin RC3 or RD6 must be enabled by setting bit CKP. An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared in software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.
DS39762C-page 272
Preliminary
FIGURE 19-8:

Receiving Address A5 ACK A4 A3 A2 A1 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 R/W = 0 Receiving Data ACK Receiving Data D2 D1 D0 ACK 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 P Bus master terminates transfer Cleared in software SSPxBUF is read SSPOV is set because SSPxBUF is still full. ACK is not sent.
SDAx
A7
A6
SCLx
SSPxIF (PIR1<3> or PIR3<7>)
I2C SLAVE MODE TIMING WITH SEN = 0 (RECEPTION, 7-BIT ADDRESS)
Preliminary
BF (SSPxSTAT<0>)
SSPOV (SSPxCON1<6>)
CKP
(CKP does not reset to 0 when SEN = 0)
PIC18F97J60 FAMILY
DS39762C-page 273
FIGURE 19-9:
DS39762C-page 274
Receiving Address A5 ACK X A3 X X D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 R/W = 0 Receiving Data ACK Receiving Data D0 ACK 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 P Bus master terminates transfer Cleared in software SSPxBUF is read SSPOV is set because SSPxBUF is still full. ACK is not sent.
SDAx
A7
A6
SCLx
PIC18F97J60 FAMILY
I2C SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01011 (RECEPTION, 7-BIT ADDRESS)
Preliminary
BF (SSPxSTAT<0>)
SSPOV (SSPxCON1<6>)
CKP
Note
1:
x = Dont care (i.e., address bit can be either a 1 or a 0).
2:
In this example, an address equal to A7.A6.A5.X.A3.X.X will be Acknowledged and cause an interrupt.
FIGURE 19-10:
Receiving Address ACK D1 D0 D5 D4 D3 D2 D7 D6 A4 A2 A1 D2 ACK D3 D4 A3 D7 D5 D6
R/W = 0
Transmitting Data D1
Transmitting Data D0
ACK

4 9 SCLx held low while CPU responds to SSPxIF 5 6 7 8 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 P Cleared in software SSPxBUF is written in software From SSPxIF ISR Cleared in software SSPxBUF is written in software From SSPxIF ISR CKP is set in software CKP is set in software
SDAx
A7
A6
A5
SCLx
Data in sampled
I2C SLAVE MODE TIMING (TRANSMISSION, 7-BIT ADDRESS)
Preliminary
BF (SSPxSTAT<0>)
CKP
PIC18F97J60 FAMILY
DS39762C-page 275
FIGURE 19-11:
DS39762C-page 276
Clock is held low until update of SSPxADD has taken place R/W = 0 A8 D3 D2 ACK A7 A6 A5 A4 A3 A2 A1 D7 D6 D5 D4 D3 D2 D1 D0 ACK D7 D6 D5 D4 A0 ACK Receive Second Byte of Address Receive Data Byte Receive Data Byte D1 D0 ACK Clock is held low until update of SSPxADD has taken place 0 A9 5 1 2 3 4 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 5 6 7 8 9 P Bus master terminates transfer Cleared in software Cleared in software Cleared in software Dummy read of SSPxBUF to clear BF flag SSPOV is set because SSPxBUF is still full. ACK is not sent. Cleared by hardware when SSPxADD is updated with low byte of address UA is set indicating that SSPxADD needs to be updated Cleared by hardware when SSPxADD is updated with high byte of address
Receive First Byte of Address
SDAx
SCLx
PIC18F97J60 FAMILY
Cleared in software
BF (SSPxSTAT<0>)
SSPxBUF is written with contents of SSPxSR
Preliminary
SSPOV (SSPxCON1<6>)
UA (SSPxSTAT<1>)
UA is set indicating that the SSPxADD needs to be updated
CKP
FIGURE 19-12:
Clock is held low until update of SSPxADD has taken place R/W = 0 A8 D5 D4 D3 D2 ACK A7 A6 A5 X A3 A2 X X D7 D6 D5 D4 D3 D2 D1 D0 ACK D7 D6 ACK Receive Second Byte of Address Receive Data Byte Receive Data Byte D1 D0 ACK
Clock is held low until update of SSPxADD has taken place

A9 6 6 1 2 3 4 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 7 8 9 5 6 7 8 9 P Bus master terminates transfer Cleared in software Cleared in software Cleared in software Dummy read of SSPxBUF to clear BF flag SSPOV is set because SSPxBUF is still full. ACK is not sent. Cleared by hardware when SSPxADD is updated with low byte of address UA is set indicating that SSPxADD needs to be updated Cleared by hardware when SSPxADD is updated with high byte of address
SDAx
SCLx
Cleared in software
BF (SSPxSTAT<0>)
I2C SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01001 (RECEPTION, 10-BIT ADDRESS)
Preliminary
SSPOV (SSPxCON1<6>)
UA (SSPxSTAT<1>)
CKP
Note
1:
x = Dont care (i.e., address bit can be either a 1 or a 0).
2:
In this example, an address equal to A9.A8.A7.A6.A5.X.A3.A2.X.X will be Acknowledged and cause an interrupt.
PIC18F97J60 FAMILY
DS39762C-page 277
3:
Note that the Most Significant bits of the address are not affected by the bit masking.
FIGURE 19-13:
DS39762C-page 278
Clock is held low until update of SSPxADD has taken place Clock is held low until CKP is set to 1 R/W = 1 ACK Transmitting Data Byte D7 D6 D5 D4 D3 D2 D1 D0 ACK R/W = 0 Receive Second Byte of Address Receive First Byte of Address ACK 1 1 1 1 0 A9 A8 ACK A7 A6 A5 A4 A3 A2 A1 A0 Clock is held low until update of SSPxADD has taken place Bus master terminates transfer 0 A9 A8 5 Sr 6 1 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 7 8 9 2 3 4 5 6 7 8 9 P Cleared in software Cleared in software Cleared in software Dummy read of SSPxBUF to clear BF flag Dummy read of SSPxBUF to clear BF flag Write of SSPxBUF BF flag is clear initiates transmit at the end of the third address sequence Completion of data transmission clears BF flag Cleared by hardware when SSPxADD is updated with low byte of address UA is set indicating that SSPxADD needs to be updated Cleared by hardware when SSPxADD is updated with high byte of address. CKP is set in software CKP is automatically cleared in hardware, holding SCLx low
SDAx
SCLx
PIC18F97J60 FAMILY
I2C SLAVE MODE TIMING (TRANSMISSION, 10-BIT ADDRESS)
Preliminary
BF (SSPxSTAT<0>)
UA (SSPxSTAT<1>)
CKP (SSPxCON1<4>)
PIC18F97J60 FAMILY
19.4.4 CLOCK STRETCHING 19.4.4.3
Both 7-Bit and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence. The SEN bit (SSPxCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCLx pin to be held low at the end of each data receive sequence.
Clock Stretching for 7-Bit Slave Transmit Mode
The 7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock, if the BF bit is clear. This occurs regardless of the state of the SEN bit. The users ISR must set the CKP bit before transmission is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and load the contents of the SSPxBUF before the master device can initiate another transmit sequence (see Figure 19-10). Note 1: If the user loads the contents of SSPxBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur. 2: The CKP bit can be set in software regardless of the state of the BF bit.
19.4.4.1
Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1)
In 7-Bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPxCON1 register is automatically cleared, forcing the SCLx output to be held low. The CKP being cleared to 0 will assert the SCLx line low. The CKP bit must be set in the users ISR before reception is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and read the contents of the SSPxBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 19-15). Note 1: If the user reads the contents of the SSPxBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur. 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.
19.4.4.4
Clock Stretching for 10-Bit Slave Transmit Mode
19.4.4.2
Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1)
In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the high-order bits of the 10-bit address and the R/W bit set to 1. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 19-13).
In 10-Bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to 0. The release of the clock line occurs upon updating SSPxADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode. Note: If the user polls the UA bit and clears it by updating the SSPxADD register before the falling edge of the ninth clock occurs and if the user hasnt cleared the BF bit by reading the SSPxBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.
Preliminary
DS39762C-page 279
PIC18F97J60 FAMILY
19.4.4.5 Clock Synchronization and the CKP bit
When the CKP bit is cleared, the SCLx output is forced to 0. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I2C master device has already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I2C bus have deasserted SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 19-14).
FIGURE 19-14:
CLOCK SYNCHRONIZATION TIMING
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
SDAx
DX
DX 1
SCLx Master device asserts clock Master device deasserts clock WR SSPxCON1
CKP
DS39762C-page 280
Preliminary
FIGURE 19-15:

Clock is not held low because buffer full bit is clear prior to falling edge of 9th clock Clock is held low until CKP is set to 1 ACK Receiving Data D7 D6 D5 D4 D3 D2 D1 D0 D2 D1 D0 Receiving Address A5 A4 A3 A2 A1 ACK D7 D6 D5 D4 D3 R/W = 0 Receiving Data Clock is not held low because ACK = 1 ACK 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 P Bus master terminates transfer Cleared in software SSPxBUF is read SSPOV is set because SSPxBUF is still full. ACK is not sent. If BF is cleared prior to the falling edge of the 9th clock, CKP will not be reset to 0 and no clock stretching will occur BF is set after falling edge of the 9th clock, CKP is reset to 0 and clock stretching occurs CKP written to 1 in software
SDAx
A7
A6
SCLx
Preliminary
BF (SSPxSTAT<0>)
SSPOV (SSPxCON1<6>)
CKP
PIC18F97J60 FAMILY
DS39762C-page 281
FIGURE 19-16:
DS39762C-page 282
Clock is held low until update of SSPxADD has taken place Clock is held low until CKP is set to 1 Receive Data Byte D1 D0 D7 D6 D5 D4 D3 D2 ACK D1 D0 ACK R/W = 0 ACK A7 A6 A5 A4 A3 A2 A1 A0 ACK D7 D6 D5 D4 D3 D2 Receive Second Byte of Address Receive Data Byte Clock is held low until update of SSPxADD has taken place Clock is not held low because ACK = 1 A9 A8 6 1 2 3 4 5 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 6 7 8 9 P Cleared in software Cleared in software Cleared in software Bus master terminates transfer Dummy read of SSPxBUF to clear BF flag Dummy read of SSPxBUF to clear BF flag SSPOV is set because SSPxBUF is still full. ACK is not sent. Cleared by hardware when SSPxADD is updated with low byte of address after falling edge of ninth clock UA is set indicating that SSPxADD needs to be updated Cleared by hardware when SSPxADD is updated with high byte of address after falling edge of ninth clock Note: An update of the SSPxADD register before the falling edge of the ninth clock will have no effect on UA and UA will remain set. CKP written to 1 in software
SDAx
SCLx
Cleared in software
BF (SSPxSTAT<0>)
PIC18F97J60 FAMILY
Preliminary
SSPOV (SSPxCON1<6>)
UA (SSPxSTAT<1>)
CKP
Note: An update of the SSPxADD register before the falling edge of the ninth clock will have no effect on UA and UA will remain set.
PIC18F97J60 FAMILY
19.4.5 GENERAL CALL ADDRESS SUPPORT
The addressing procedure for the I2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge. The general call address is one of eight addresses reserved for specific purposes by the I2C protocol. It consists of all 0s with R/W = 0. The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPxCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPxSR and the address is compared against the SSPxADD. It is also compared to the general call address and fixed in hardware. If the general call address matches, the SSPxSR is transferred to the SSPxBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPxIF interrupt flag bit is set. When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPxBUF. The value can be used to determine if the address was device specific or a general call address. In 10-Bit Addressing mode, the SSPxADD is required to be updated for the second half of the address to match and the UA bit is set (SSPxSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Addressing mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 19-17).
FIGURE 19-17:
SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT ADDRESSING MODE)

Address is compared to General Call Address after ACK, set interrupt R/W = 0 ACK D7 D6 Receiving Data D5 D4 D3 D2 D1 D0 ACK
SDAx SCLx S SSPxIF BF (SSPxSTAT<0>)
General Call Address
Cleared in software SSPxBUF is read SSPOV (SSPxCON1<6>) GCEN (SSPxCON2<7>) 1 0
Preliminary
DS39762C-page 283
PIC18F97J60 FAMILY
19.4.6 MASTER MODE
Note: Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPxCON1 and by setting the SSPEN bit. In Master mode, the SCLx and SDAx lines are manipulated by the MSSP hardware. Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I 2C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear. In Firmware Controlled Master mode, user code conducts all I 2C bus operations based on Start and Stop bit conditions. Once Master mode is enabled, the user has six options. 1. 2. 3. 4. 5. 6. Assert a Start condition on SDAx and SCLx. Assert a Repeated Start condition on SDAx and SCLx. Write to the SSPxBUF register initiating transmission of data/address. Configure the I2C port to receive data. Generate an Acknowledge condition at the end of a received byte of data. Generate a Stop condition on SDAx and SCLx. The MSSP module, when configured in I2C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur.
The following events will cause the MSSP Interrupt Flag bit, SSPxIF, to be set (and MSSP interrupt, if enabled): Start Condition Stop Condition Data Transfer Byte Transmitted/Received Acknowledge Transmit Repeated Start
FIGURE 19-18:
MSSP BLOCK DIAGRAM (I2C MASTER MODE)

Internal Data Bus Read SSPxBUF Write Baud Rate Generator Clock Arbitrate/WCOL Detect (hold off clock source) 2007 Microchip Technology Inc. Shift Clock SSPxSR Receive Enable MSb LSb SSPM3:SSPM0 SSPxADD<6:0>
SDAx
SDAx In
SCLx
SCLx In Bus Collision
Start bit Detect Stop bit Detect Write Collision Detect Clock Arbitration State Counter for End of XMIT/RCV
Set/Reset S, P, WCOL (SSPxSTAT, SSPxCON1) Set SSPxIF, BCLxIF Reset ACKSTAT, PEN (SSPxCON2)
DS39762C-page 284
Preliminary
Clock Cntl
Start bit, Stop bit, Acknowledge Generate
PIC18F97J60 FAMILY
19.4.6.1 I2C Master Mode Operation
A typical transmit sequence would go as follows: 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPxCON2<0>). 2. SSPxIF is set. The MSSP module will wait the required start time before any other operation takes place. 3. The user loads the SSPxBUF with the slave address to transmit. 4. Address is shifted out on the SDAx pin until all 8 bits are transmitted. 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>). 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit. 7. The user loads the SSPxBUF with eight bits of data. 8. Data is shifted out on the SDAx pin until all 8 bits are transmitted. 9. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>). 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit. 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPxCON2<2>). 12. Interrupt is generated once the Stop condition is complete. The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I2C bus will not be released. In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic 0. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer. In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic 1. Thus, the first byte transmitted is a 7-bit slave address followed by a 1 to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission. The Baud Rate Generator used for the SPI mode operation is used to set the SCLx clock frequency for either 100 kHz, 400 kHz or 1 MHz I2C operation. See Section 19.4.7 Baud Rate for more detail.
Preliminary
DS39762C-page 285
PIC18F97J60 FAMILY
19.4.7
2
BAUD RATE
19.4.7.1
In I C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPxADD register (Figure 19-19). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TCY) on the Q2 and Q4 clocks. In I2C Master mode, the BRG is reloaded automatically. Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCLx pin will remain in its last state. Table 19-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.
Baud Rate and Module Interdependence
Because MSSP1 and MSSP2 are independent, they can operate simultaneously in I2C Master mode at different baud rates. This is done by using different BRG reload values for each module. Because this mode derives its basic clock source from the system clock, any changes to the clock will affect both modules in the same proportion. It may be possible to change one or both baud rates back to a previous value by changing the BRG reload value.
FIGURE 19-19:
BAUD RATE GENERATOR BLOCK DIAGRAM

SSPM3:SSPM0 SSPxADD<6:0>
SSPM3:SSPM0 SCLx
Reload Control
Reload
CLKO
BRG Down Counter
FOSC/4
TABLE 19-3:
I2C CLOCK RATE w/BRG

FOSC BRG Value 19h 67h 13h 4Dh 09h 33h FSCL (2 Rollovers of BRG) 400 kHz(1) 100 kHz 400 kHz(1) 100 kHz 400 kHz(1) 100 kHz
41.667 MHz 41.667 MHz 31.25 MHz 31.25 MHz 20.833 MHz 20.833 MHz Note 1:
The I2C interface does not conform to the 400 kHz I2C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.
DS39762C-page 286
Preliminary
PIC18F97J60 FAMILY
19.4.7.2 Clock Arbitration
Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 19-20).
FIGURE 19-20:
SDAx
BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION

DX SCLx deasserted but slave holds SCLx low (clock arbitration) DX 1 SCLx allowed to transition high
SCLx BRG decrements on Q2 and Q4 cycles BRG Value 03h 02h 01h 00h (hold off) 03h 02h
BRG Reload
SCLx is sampled high, reload takes place and BRG starts its count
Preliminary
DS39762C-page 287
PIC18F97J60 FAMILY
19.4.8 I2C MASTER MODE START CONDITION TIMING
Note: To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPxCON2<0>). If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit (SSPxSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPxCON2<0>) will be automatically cleared by hardware. The Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete. If, at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs. The Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I2C module is reset into its Idle state.
19.4.8.1
WCOL Status Flag
If the user writes the SSPxBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesnt occur). Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPxCON2 is disabled until the Start condition is complete.
FIGURE 19-21:
FIRST START BIT TIMING

Write to SEN bit occurs here SDAx = 1, SCLx = 1 TBRG SDAx TBRG Set S bit (SSPxSTAT<3>) At completion of Start bit, hardware clears SEN bit and sets SSPxIF bit Write to SSPxBUF occurs here 1st bit TBRG SCLx TBRG S 2nd bit
DS39762C-page 288
Preliminary
PIC18F97J60 FAMILY
19.4.9 I2C MASTER MODE REPEATED START CONDITION TIMING
Note 1: If RSEN is programmed while any other event is in progress, it will not take effect. 2: A bus collision during the Repeated Start condition occurs if: SDAx is sampled low when SCLx goes from low-to-high. SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data 1. Immediately following the SSPxIF bit getting set, the user may write the SSPxBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode). A Repeated Start condition occurs when the RSEN bit (SSPxCON2<1>) is programmed high and the I2C logic module is in the Idle state. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPxADD<6:0> and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. Following this, the RSEN bit (SSPxCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit (SSPxSTAT<3>) will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.
19.4.9.1
WCOL Status Flag
If the user writes the SSPxBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesnt occur). Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPxCON2 is disabled until the Repeated Start condition is complete.
FIGURE 19-22:
REPEATED START CONDITION WAVEFORM

S bit set by hardware
SDAx = 1, SCLx = 1 Write to SSPxCON2 occurs here: SDAx = 1, SCLx (no change)
TBRG TBRG TBRG
At completion of Start bit, hardware clears RSEN bit and sets SSPxIF
SDAx RSEN bit set by hardware on falling edge of ninth clock, end of Xmit SCLx
TBRG
1st bit
Write to SSPxBUF occurs here

TBRG
Sr = Repeated Start
Preliminary
DS39762C-page 289
PIC18F97J60 FAMILY
19.4.10 I2C MASTER MODE TRANSMISSION
Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted (see data hold time specification parameter 106). SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high (see data setup time specification parameter 107). When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared; if not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 19-23). After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPxCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float. The user should verify that the WCOL is clear after each write to SSPxBUF to ensure the transfer is correct. In all cases, WCOL must be cleared in software.
19.4.10.3
ACKSTAT Status Flag
In Transmit mode, the ACKSTAT bit (SSPxCON2<6>) is cleared when the slave has sent an Acknowledge (ACK = 0) and is set when the slave does not Acknowledge (ACK = 1). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.
19.4.11
I2C MASTER MODE RECEPTION
Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPxCON2<3>). Note: The MSSP module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.
The Baud Rate Generator begins counting and on each rollover. The state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPxCON2<4>).
19.4.11.1
BF Status Flag
In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.
19.4.11.2
SSPOV Status Flag
In receive operation, the SSPOV bit is set when 8 bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.
19.4.10.1
BF Status Flag
19.4.11.3
WCOL Status Flag
In Transmit mode, the BF bit (SSPxSTAT<0>) is set when the CPU writes to SSPxBUF, and is cleared when all 8 bits are shifted out.
19.4.10.2
WCOL Status Flag
If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesnt occur).
If the user writes to the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesnt occur) after 2 TCY after the SSPxBUF write. If SSPxBUF is rewritten within 2 TCY, the WCOL bit is set and SSPxBUF is updated. This may result in a corrupted transfer.
DS39762C-page 290
Preliminary
FIGURE 19-23:
Write SSPxCON2<0> (SEN = 1), Start condition begins From slave, clear ACKSTAT bit (SSPxCON2<6>)
R/W = 0
ACKSTAT in SSPxCON2 = 1

SEN = 0 Transmit Address to Slave SDAx A7 SSPxBUF written with 7-bit address and R/W start transmit SCLx S 1 2 3 4 5 6 7 8 9 1 SCLx held low while CPU responds to SSPxIF 2 3 4 5 6 7 8 9 P A6 A5 A4 A3 A2 A1 ACK = 0 D7 D6 D5 D4 D3 D2 Transmitting Data or Second Half of 10-bit Address D1 D0 ACK SSPxIF Cleared in software Cleared in software service routine from MSSP interrupt Cleared in software BF (SSPxSTAT<0>) SSPxBUF written SEN After Start condition, SEN cleared by hardware SSPxBUF is written in software PEN R/W
I 2C MASTER MODE WAVEFORM (TRANSMISSION, 7 OR 10-BIT ADDRESS)
Preliminary
PIC18F97J60 FAMILY
DS39762C-page 291
FIGURE 19-24:
DS39762C-page 292
Write to SSPxCON2<4> to start Acknowledge sequence SDAx = ACKDT (SSPxCON2<5>) = 0 Master configured as a receiver by programming SSPxCON2<3> (RCEN = 1) RCEN cleared automatically Receiving Data from Slave ACK Receiving Data from Slave RCEN = 1, start next receive RCEN cleared automatically ACK ACK from Master, SDAx = ACKDT = 0 Set ACKEN, start Acknowledge sequence SDAx = ACKDT = 1 PEN bit = 1 written here R/W = 0
Write to SSPxCON2<0> (SEN = 1), begin Start condition
SEN = 0 Write to SSPxBUF occurs here, ACK from Slave start XMIT
Transmit Address to Slave
SDAx D0
A7 A1 D7 D6 D5 D4 D3 D2 D1 D7 D6 D5 D4 D3 D2 D1 D0
A6 A5 A4 A3 A2
ACK ACK is not sent Bus master terminates transfer
SCLx
Set SSPxIF interrupt at end of receive
1 5 1 2 3 4 5 1 2 3 4 5 6
3 4 8 6 7 8 9
7 9
9
Set SSPxIF at end of receive
P
Set SSPxIF interrupt at end of Acknowledge sequence
PIC18F97J60 FAMILY
Data shifted in on falling edge of CLK
SSPxIF
Cleared in software Cleared in software
Set SSPxIF interrupt at end of Acknowledge sequence Cleared in software Cleared in software
I 2C MASTER MODE WAVEFORM (RECEPTION, 7-BIT ADDRESS)
Preliminary
Last bit is shifted into SSPxSR and contents are unloaded into SSPxBUF
SDAx = 0, SCLx = 1 while CPU responds to SSPxIF
Cleared in software
Set P bit (SSPxSTAT<4>) and SSPxIF
BF (SSPxSTAT<0>)
SSPOV
SSPOV is set because SSPxBUF is still full
ACKEN
PIC18F97J60 FAMILY
19.4.12 ACKNOWLEDGE SEQUENCE TIMING 19.4.13 STOP CONDITION TIMING
An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN (SSPxCON2<4>). When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 19-25). A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPxCON2<2>). At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to 0. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit (SSPxSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 19-26).
19.4.13.1
WCOL Status Flag
19.4.12.1
WCOL Status Flag
If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesnt occur).
If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesnt occur).
FIGURE 19-25:
ACKNOWLEDGE SEQUENCE WAVEFORM

Acknowledge sequence starts here, write to SSPxCON2 ACKEN = 1, ACKDT = 0 SDAx D0 ACKEN automatically cleared TBRG ACK TBRG
SCLx
SSPxIF Cleared in software Cleared in software SSPxIF set at the end of Acknowledge sequence
SSPxIF set at the end of receive Note: TBRG = one Baud Rate Generator period.
FIGURE 19-26:
STOP CONDITION RECEIVE OR TRANSMIT MODE

SCLx = 1 for TBRG, followed by SDAx = 1 for TBRG after SDAx sampled high. P bit (SSPxSTAT<4>) is set. PEN bit (SSPxCON2<2>) is cleared by hardware and the SSPxIF bit is set TBRG
Write to SSPxCON2, set PEN Falling edge of 9th clock SCLx
SDAx
ACK P TBRG TBRG TBRG SCLx brought high after TBRG SDAx asserted low before rising edge of clock to setup Stop condition
Note: TBRG = one Baud Rate Generator period.
Preliminary
DS39762C-page 293
PIC18F97J60 FAMILY
19.4.14 SLEEP OPERATION
2
19.4.17
While in Sleep mode, the I C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).
MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION
19.4.15
EFFECTS OF A RESET
A Reset disables the MSSP module and terminates the current transfer.
19.4.16
MULTI-MASTER MODE
In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I 2C bus may be taken when the P bit (SSPxSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs. In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLxIF bit. The states where arbitration can be lost are: Address Transfer Data Transfer A Start Condition A Repeated Start Condition An Acknowledge Condition
Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a 1 on SDAx, by letting SDAx float high and another master asserts a 0. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a 1 and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF and reset the I2C port to its Idle state (Figure 19-27). If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I2C bus is free, the user can resume communication by asserting a Start condition. If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I2C bus is free, the user can resume communication by asserting a Start condition. The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set. A write to the SSPxBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred. In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.
FIGURE 19-27:
BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE

Data changes while SCLx = 0 SDAx line pulled low by another source SDAx released by master Sample SDAx. While SCLx is high, data doesnt match what is driven by the master. Bus collision has occurred.
SDAx
SCLx
Set bus collision interrupt (BCLxIF)
BCLxIF
DS39762C-page 294
Preliminary
PIC18F97J60 FAMILY
19.4.17.1 Bus Collision During a Start Condition
During a Start condition, a bus collision occurs if: a) b) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 19-28). SCLx is sampled low before SDAx is asserted low (Figure 19-29). If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 19-30). If, however, a 1 is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0. If the SCLx pin is sampled as 0 during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low. Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.
During a Start condition, both the SDAx and the SCLx pins are monitored. If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur: the Start condition is aborted; the BCLxIF flag is set; and the MSSP module is reset to its Idle state (Figure 19-28). The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded from SSPxADD<6:0> and counts down to 0. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data 1 during the Start condition.
FIGURE 19-28:
BUS COLLISION DURING START CONDITION (SDAx ONLY)

SDAx goes low before the SEN bit is set. Set BCLxIF, S bit and SSPxIF set because SDAx = 0, SCLx = 1.
SDAx
SCLx Set SEN, enable Start condition if SDAx = 1, SCLx = 1 SEN SDAx sampled low before Start condition. Set BCLxIF. S bit and SSPxIF set because SDAx = 0, SCLx = 1. SSPxIF and BCLxIF are cleared in software S SEN cleared automatically because of bus collision. MSSP module reset into Idle state.
BCLxIF
SSPxIF SSPxIF and BCLxIF are cleared in software
Preliminary
DS39762C-page 295
PIC18F97J60 FAMILY
FIGURE 19-29: BUS COLLISION DURING START CONDITION (SCLx = 0)
SDAx = 0, SCLx = 1
TBRG TBRG
SDAx Set SEN, enable Start sequence if SDAx = 1, SCLx = 1 SCLx = 0 before SDAx = 0, bus collision occurs. Set BCLxIF. SCLx = 0 before BRG time-out, bus collision occurs. Set BCLxIF. BCLxIF Interrupt cleared in software S SSPxIF 0 0 0 0
SCLx
SEN
FIGURE 19-30:
BRG RESET DUE TO SDAx ARBITRATION DURING START CONDITION

SDAx = 0, SCLx = 1 Set S Less than TBRG
TBRG
Set SSPxIF
SDAx
SDAx pulled low by other master. Reset BRG and assert SDAx.
SCLx
S
SCLx pulled low after BRG time-out Set SEN, enable Start sequence if SDAx = 1, SCLx = 1
SEN
BCLxIF
SSPxIF SDAx = 0, SCLx = 1, set SSPxIF Interrupts cleared in software
DS39762C-page 296
Preliminary
PIC18F97J60 FAMILY
19.4.17.2 Bus Collision During a Repeated Start Condition
During a Repeated Start condition, a bus collision occurs if: a) b) A low level is sampled on SDAx when SCLx goes from low level to high level. SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data 1. reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time. If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data 1 during the Repeated Start condition (see Figure 19-32). If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.
When the user deasserts SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD<6:0> and counts down to 0. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled. If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data 0, see Figure 19-31). If SDAx is sampled high, the BRG is
FIGURE 19-31:
SDAx
BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)
SCLx
Sample SDAx when SCLx goes high. If SDAx = 0, set BCLxIF and release SDAx and SCLx. RSEN BCLxIF Cleared in software S SSPxIF 0 0
FIGURE 19-32:
BUS COLLISION DURING REPEATED START CONDITION (CASE 2)

TBRG TBRG
SDAx SCLx SCLx goes low before SDAx, set BCLxIF. Release SDAx and SCLx. Interrupt cleared in software RSEN S SSPxIF 0
BCLxIF
Preliminary
DS39762C-page 297
PIC18F97J60 FAMILY
19.4.17.3 Bus Collision During a Stop Condition
Bus collision occurs during a Stop condition if: a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out. After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high. The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD<6:0> and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data 0 (Figure 19-33). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data 0 (Figure 19-34).
b)
FIGURE 19-33:
BUS COLLISION DURING A STOP CONDITION (CASE 1)

TBRG TBRG TBRG SDAx sampled low after TBRG, set BCLxIF
SDAx SDAx asserted low SCLx PEN BCLxIF P SSPxIF 0 0
FIGURE 19-34:
BUS COLLISION DURING A STOP CONDITION (CASE 2)

TBRG TBRG TBRG
SDAx Assert SDAx SCLx PEN BCLxIF P SSPxIF 0 0 SCLx goes low before SDAx goes high, set BCLxIF
DS39762C-page 298
Preliminary
PIC18F97J60 FAMILY
TABLE 19-4:
Name INTCON PIR1 PIE1 IPR1 PIR2 PIE2 IPR2 PIR3 PIE3 IPR3 TRISC TRISD SSP1BUF SSP1ADD SSP1CON1 SSP1CON2 SSP1STAT SSP2BUF SSP2ADD SSP2CON1 SSP2CON2 SSP2STAT Legend: Note 1: 2:
REGISTERS ASSOCIATED WITH I2C OPERATION

Bit 7 Bit 6 Bit 5 TMR0IE RC1IF RC1IE RC1IP ETHIF ETHIE ETHIP RC2IF RC2IE RC2IP TRISC5 TRISD5(1) Bit 4 INT0IE TX1IF TX1IE TX1IP r r r TX2IF TX2IE TX2IP TRISC4 TRISD4 Bit 3 RBIE SSP1IF SSP1IE SSP1IP BCL1IF BCL1IE BCL1IP TMR4IF TMR4IE TMR4IP TRISC3 TRISD3 Bit 2 TMR0IF CCP1IF CCP1IE CCP1IP CCP5IF CCP5IE CCP5IP TRISC2 TRISD2 Bit 1 INT0IF TMR2IF TMR2IE TMR2IP TMR3IF TMR3IE TMR3IP CCP4IF CCP4IE CCP4IP TRISC1 TRISD1 Bit 0 RBIF TMR1IF TMR1IE TMR1IP CCP2IF CCP2IE CCP2IP CCP3IF CCP3IE CCP3IP TRISC0 TRISD0 Reset Values on Page: 59 61 61 61 61 61 61 61 61 61 61 61 60 63 60 60 60 60 63 63 63 63 SSPM3 RCEN S SSPM2 PEN R/W SSPM1 RSEN UA SSPM0 SEN SEN BF SSPM3 RCEN S SSPM2 PEN R/W SSPM1 RSEN UA SSPM0 SEN SEN BF
GIE/GIEH PEIE/GIEL PSPIF PSPIE PSPIP OSCFIF OSCFIE OSCFIP SSP2IF(1) SSP2IE(1) SSP2IP(1) TRISC7 TRISD7 ADIF ADIE ADIP CMIF CMIE CMIP BCL2IF(1) BCL2IE
(1)
BCL2IP(1) TRISC6 TRISD6(1)
MSSP1 Receive Buffer/Transmit Register MSSP1 Address Register (I2C Slave mode), MSSP1 Baud Rate Reload Register (I2C Master mode) WCOL GCEN GCEN SMP SSPOV ACKSTAT CKE SSPEN ACKDT D/A CKP ACKEN P
ACKSTAT ADMSK5(2) ADMSK4(2) ADMSK3(2) ADMSK2(2) ADMSK1(2)
MSSP2 Receive Buffer/Transmit Register MSSP2 Address Register (I2C Slave mode), MSSP2 Baud Rate Reload Register (I2C Master mode) WCOL GCEN GCEN SMP SSPOV ACKSTAT CKE SSPEN ACKDT D/A CKP ACKEN P
ACKSTAT ADMSK5(2) ADMSK4(2) ADMSK3(2) ADMSK2(2) ADMSK1(2)
= unimplemented, read as 0, r = reserved. Shaded cells are not used by the MSSP module in I2C mode. These bits are only available in 100-pin devices; otherwise, they are unimplemented and read as 0. Alternate bit definitions in I2C Slave mode.
Preliminary
DS39762C-page 299
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 300
Preliminary
PIC18F97J60 FAMILY
20.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)
The pins of EUSART1 and EUSART2 are multiplexed with the functions of PORTC (RC6/TX1/CK1 and RC7/RX1/DT1) and PORTG (RG1/TX2/CK2 and RG2/RX2/DT2), respectively. In order to configure these pins as an EUSART: For EUSART1: - bit SPEN (RCSTA1<7>) must be set (= 1) - bit TRISC<7> must be set (= 1) - bit TRISC<6> must be cleared (= 0) for Asynchronous and Synchronous Master modes - bit TRISC<6> must be set (= 1) for Synchronous Slave mode For EUSART2: - bit SPEN (RCSTA2<7>) must be set (= 1) - bit TRISG<2> must be set (= 1) - bit TRISG<1> must be cleared (= 0) for Asynchronous and Synchronous Master modes - bit TRISG<1> must be set (= 1) for Synchronous Slave mode Note: The EUSARTx control will automatically reconfigure the pin from input to output as needed.
The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of two serial I/O modules. (Generically, the EUSART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc. The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These features make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems. The 64-pin devices of the PIC18F97J60 family are equipped with one EUSART module, referred to as EUSART1. The 80-pin and 100-pin devices each have two independent EUSART modules, referred to as EUSART1 and EUSART2. They can be configured in the following modes: Asynchronous (full-duplex) with: - Auto-Wake-up on Character Reception - Auto-Baud Calibration - 12-Bit Break Character Transmission Synchronous Master (half-duplex) with Selectable Clock Polarity Synchronous Slave (half-duplex) with Selectable Clock Polarity
The operation of each Enhanced USART module is controlled through three registers: Transmit Status and Control (TXSTAx) Receive Status and Control (RCSTAx) Baud Rate Control (BAUDCONx) These are detailed on the following pages in Register 20-1, Register 20-2 and Register 20-3, respectively. Note: Throughout this section, references to register and bit names that may be associated with a specific EUSART module are referred to generically by the use of x in place of the specific module number. Thus, RCSTAx might refer to the Receive Status register for either EUSART1 or EUSART2.
Preliminary
DS39762C-page 301
PIC18F97J60 FAMILY
REGISTER 20-1:
R/W-0 CSRC bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
TXSTAx: TRANSMIT STATUS AND CONTROL REGISTER x

R/W-0 TX9 R/W-0 TXEN(1) R/W-0 SYNC R/W-0 SENDB R/W-0 BRGH R-1 TRMT R/W-0 TX9D bit 0
CSRC: Clock Source Select bit Asynchronous mode: Dont care. Synchronous mode: 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source) TX9: 9-Bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission TXEN: Transmit Enable bit(1) 1 = Transmit enabled 0 = Transmit disabled SYNC: EUSARTx Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode SENDB: Send Break Character bit Asynchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: Dont care. BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode. TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full TX9D: 9th bit of Transmit Data Can be address/data bit or a parity bit. SREN/CREN overrides TXEN in Sync mode.
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Note 1:
DS39762C-page 302
Preliminary
PIC18F97J60 FAMILY
REGISTER 20-2:
R/W-0 SPEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
RCSTAx: RECEIVE STATUS AND CONTROL REGISTER x

R/W-0 RX9 R/W-0 SREN R/W-0 CREN R/W-0 ADDEN R-0 FERR R-0 OERR R-x RX9D bit 0
SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RXx/DTx and TXx/CKx pins as serial port pins) 0 = Serial port disabled (held in Reset) RX9: 9-Bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception SREN: Single Receive Enable bit Asynchronous mode: Dont care. Synchronous mode Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode Slave: Dont care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive ADDEN: Address Detect Enable bit 9-Bit Asynchronous mode (RX9 = 1): 1 = Enables address detection, enables interrupt and loads the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit 9-Bit Asynchronous mode (RX9 = 0): Dont care. FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receiving next valid byte) 0 = No framing error OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit, CREN) 0 = No overrun error RX9D: 9th bit of Received Data This can be an address/data bit or a parity bit and must be calculated by user firmware.
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Preliminary
DS39762C-page 303
PIC18F97J60 FAMILY
REGISTER 20-3:
R/W-0 ABDOVF bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
BAUDCONx: BAUD RATE CONTROL REGISTER x

R-1 RCIDL R/W-0 RXDTP R/W-0 TXCKP R/W-0 BRG16 U-0 R/W-0 WUE R/W-0 ABDEN bit 0
ABDOVF: Auto-Baud Acquisition Rollover Status bit 1 = A BRG rollover has occurred during Auto-Baud Rate Detect mode (must be cleared in software) 0 = No BRG rollover has occurred RCIDL: Receive Operation Idle Status bit 1 = Receive operation is Idle 0 = Receive operation is active RXDTP: Received Data Polarity Select bit Asynchronous mode: 1 = Receive data (RXx) is inverted. Idle state is a low level. 0 = No inversion of receive data (RXx). Idle state is a high level. Synchronous modes: 1 = Data (DTx) is inverted. Idle state is a low level. 0 = No inversion of data (DTx). Idle state is a high level. TXCKP: Clock and Data Polarity Select bit Asynchronous mode: 1 = Transmit data (TXx) is inverted. Idle state is a low level. 0 = No inversion of transmit data (TXx). Idle state is a high level. Synchronous modes: 1 = Idle state for clock (CKx) is a high level. 0 = Idle state for clock (CKx) is a low level. BRG16: 16-Bit Baud Rate Register Enable bit 1 = 16-bit Baud Rate Generator SPBRGHx and SPBRGx 0 = 8-bit Baud Rate Generator SPBRGx only, SPBRGHx value ignored (Compatible mode) Unimplemented: Read as 0 WUE: Wake-up Enable bit Asynchronous mode: 1 = EUSARTx will continue to sample the RXx pin interrupt generated on falling edge; bit cleared in hardware on following rising edge 0 = RXx pin not monitored or rising edge detected Synchronous mode: Unused in this mode. ABDEN: Auto-Baud Detect Enable bit Asynchronous mode: 1 = Enable baud rate measurement on the next character. Requires reception of a Sync field (55h); cleared in hardware upon completion. 0 = Baud rate measurement disabled or completed Synchronous mode: Unused in this mode.
bit 6
bit 5
bit 4
bit 3
bit 2 bit 1
bit 0
DS39762C-page 304
Preliminary
PIC18F97J60 FAMILY
20.1 Baud Rate Generator (BRG)
The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSARTx. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCONx<3>) selects 16-bit mode. The SPBRGHx:SPBRGx register pair controls the period of a free-running timer. In Asynchronous mode, bits BRGH (TXSTAx<2>) and BRG16 (BAUDCONx<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 20-1 shows the formula for computation of the baud rate for different EUSARTx modes which only apply in Master mode (internally generated clock). Given the desired baud rate and FOSC, the nearest integer value for the SPBRGHx:SPBRGx registers can be calculated using the formulas in Table 20-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 20-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 20-2. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency. Writing a new value to the SPBRGHx:SPBRGx registers causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.
20.1.1
OPERATION IN POWER-MANAGED MODES
The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRGx register pair.
20.1.2
SAMPLING
The data on the RXx pin (either RC7/RX1/DT1 or RG2/RX2/DT2) is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RXx pin.
TABLE 20-1:
SYNC 0 0 0 0 1 1
BAUD RATE FORMULAS

BRG16 0 0 1 1 0 1 BRGH 0 1 0 1 x x BRG/EUSARTx Mode 8-bit/Asynchronous 8-bit/Asynchronous 16-bit/Asynchronous 16-bit/Asynchronous 8-bit/Synchronous 16-bit/Synchronous FOSC/[4 (n + 1)] Baud Rate Formula FOSC/[64 (n + 1)] FOSC/[16 (n + 1)]
Configuration Bits
Legend: x = Dont care, n = value of SPBRGHx:SPBRGx register pair
Preliminary
DS39762C-page 305
PIC18F97J60 FAMILY
EXAMPLE 20-1: CALCULATING BAUD RATE ERROR
For a device with FOSC of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG: Desired Baud Rate = FOSC/(64 ([SPBRGHx:SPBRGx] + 1)) Solving for SPBRGHx:SPBRGx: X = ((FOSC/Desired Baud Rate)/64) 1 = ((16000000/9600)/64) 1 = [25.042] = 25 Calculated Baud Rate = 16000000/(64 (25 + 1)) = 9615 Error = (Calculated Baud Rate Desired Baud Rate)/Desired Baud Rate = (9615 9600)/9600 = 0.16%
TABLE 20-2:
Name TXSTAx RCSTAx SPBRGHx SPBRGx
REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Bit 7 CSRC SPEN Bit 6 TX9 RX9 RCIDL Bit 5 TXEN SREN RXDTP Bit 4 SYNC CREN TXCKP Bit 3 SENDB ADDEN BRG16 Bit 2 BRGH FERR Bit 1 TRMT OERR WUE Bit 0 TX9D RX9D ABDEN Reset Values on Page: 61 61 62 62 62
BAUDCONx ABDOVF
EUSARTx Baud Rate Generator Register High Byte EUSARTx Baud Rate Generator Register Low Byte
Legend: = unimplemented, read as 0. Shaded cells are not used by the BRG.
DS39762C-page 306
Preliminary
PIC18F97J60 FAMILY
TABLE 20-3:
BAUD RATE (K)
BAUD RATES FOR ASYNCHRONOUS MODES

SYNC = 0, BRG16 = 0, BRGH = 0 FOSC = 31.25 MHz % Error 0.22 -0.27 1.73 5.96 5.96 FOSC = 25.000 MHz % Error -0.15 -0.76 1.73 -3.12 13.03 FOSC = 20.833 MHz % Error 5.96 -0.27 -0.27 -0.27 -5.81 -5.81 SPBRG Value (decimal) 255 135 33 16 5 2
FOSC = 41.667 MHz Actual Rate (K) 2.543 9.574 19.148 59.186 108.508 % Error 5.96 -0.27 -0.27 2.75 -5.81
SPBRG Actual Value Rate (K) (decimal) 255 67 33 10 5 2.405 9.574 19.531 61.035 122.070
SPBRG Actual Value Rate (K) (decimal) 202 50 24 7 3 2.396 9.527 19.531 55.804 130.208
SPBRG Actual Value Rate (K) (decimal) 162 40 19 6 2 1.271 2.393 9.574 19.147 54.253 108.505
0.3 1.2 2.4 9.6 19.2 57.6 115.2
SYNC = 0, BRG16 = 0, BRGH = 0 BAUD RATE (K) FOSC = 13.889 MHz Actual Rate (K) 1.198 2.411 9.435 19.279 54.254 108.508 % Error -0.08 0.47 -1.71 2.75 -5.81 -5.81 FOSC = 6.250 MHz % Error 0.47 -0.76 1.73 1.73 -15.23 -15.23 FOSC = 4.167 MHz % Error 0.01 0.48 0.48 -3.11 13.04 13.04 -43.48 SPBRG Value (decimal) 216 53 26 6 2 0 0 SPBRG Actual Value Rate (K) (decimal) 180 89 22 10 3 1 1.206 2.382 9.766 19.531 48.828 97.656 SPBRG Actual Value Rate (K) (decimal) 80 40 9 4 1 0 0.300 1.206 2.411 9.301 21.703 65.109 65.109
0.3 1.2 2.4 9.6 19.2 57.6 115.2
SYNC = 0, BRG16 = 0, BRGH = 1 BAUD RATE (K) FOSC = 41.667 MHz Actual Rate (K) 10.172 19.148 57.871 113.226 % Error 5.96 -0.27 0.47 -1.71 FOSC = 31.25 MHz % Error 0.22 -0.27 -0.27 -0.27 FOSC = 25.000 MHz % Error -0.15 0.47 0.47 -3.12 FOSC = 20.833 MHz % Error -0.27 -0.27 -1.72 2.75 SPBRG Value (decimal) 135 67 22 10 SPBRG Actual Value Rate (K) (decimal) 255 135 44 22 9.621 19.148 57.445 114.890 SPBRG Actual Value Rate (K) (decimal) 202 101 33 16 9.586 19.290 57.870 111.607 SPBRG Actual Value Rate (K) (decimal) 162 80 26 13 9.573 19.147 56.611 118.369
0.3 1.2 2.4 9.6 19.2 57.6 115.2
SYNC = 0, BRG16 = 0, BRGH = 1 BAUD RATE (K) FOSC = 13.889 MHz Actual Rate (K) 9.645 19.290 57.871 108.508 % Error 0.47 0.47 0.47 -5.81 FOSC = 6.250 MHz % Error -0.15 -0.76 1.73 -3.12 13.03 FOSC = 4.167 MHz % Error 0.01 -0.44 0.48 -3.11 -9.57 13.04 SPBRG Value (decimal) 216 108 26 13 4 1 SPBRG Actual Value Rate (K) (decimal) 89 44 14 7 2.396 9.527 19.531 55.804 130.208. SPBRG Actual Value Rate (K) (decimal) 162 40 19 6 2 1.200 2.389 9.645 18.603 52.088 130.219
0.3 1.2 2.4 9.6 19.2 57.6 115.2
Preliminary
DS39762C-page 307
PIC18F97J60 FAMILY
TABLE 20-3:
BAUD RATE (K)
BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

SYNC = 0, BRG16 = 1, BRGH = 0 FOSC = 31.25 MHz % Error 0.00 -0.02 -0.02 0.22 -0.27 -0.27 -0.27 FOSC = 25.000 MHz % Error 0.01 0.01 0.01 -0.15 0.47 0.47 -3.12 FOSC = 20.833 MHz % Error 0.00 0.00 -0.09 -0.27 -0.27 -1.72 2.75 SPBRG Value (decimal) 4339 1084 542 135 67 22 10
FOSC = 41.667 MHz Actual Rate (K) 0.300 1.200 2.400 9.609 19.148 57.871 113.226 % Error 0.00 0.01 0.01 0.10 -0.27 0.47 -1.71
SPBRG Actual Value Rate (K) (decimal) 8680 2169 1084 270 135 44 22 0.300 1.200 2.399 9.621 19.148 57.444 114.890
0.3 1.2 2.4 9.6 19.2 57.6 115.2
SYNC = 0, BRG16 = 1, BRGH = 0 BAUD RATE (K) FOSC = 13.889 MHz Actual Rate (K) 0.300 1.201 2.398 9.645 19.290 57.871 108.508 % Error -0.02 0.05 -0.08 0.47 0.47 0.47 -5.81 FOSC = 6.250 MHz % Error 0.01 -0.15 -0.15 -0.76 1.73 -3.12 13.03 FOSC = 4.167 MHz % Error 0.01 0.01 -0.44 0.48 -3.11 -9.57 13.04 SPBRG Value (decimal) 867 216 108 26 13 4 1 SPBRG Actual Value Rate (K) (decimal) 2893 722 361 89 44 14 7 0.300 1.198 2.396 9.527 19.531 55.804 130.208 SPBRG Actual Value Rate (K) (decimal) 1301 325 162 40 19 6 2 0.300 1.200 2.389 9.646 18.603 52.088 130.218
0.3 1.2 2.4 9.6 19.2 57.6 115.2
SYNC = 0, BRG16 = 1, BRGH = 1 or SYNC = 1, BRG16 = 1 BAUD RATE (K) FOSC = 41.667 MHz Actual Rate (K) 0.300 1.200 2.400 9.601 19.184 57.551 115.742 % Error 0.00 0.00 0.01 0.01 -0.08 -0.08 0.47 FOSC = 31.25 MHz % Error 0.00 0.01 0.01 -0.02 -0.02 -0.27 -0.27 FOSC = 25.000 MHz % Error 0.00 0.01 0.01 0.01 -0.15 -0.45 0.47 FOSC = 20.833 MHz % Error 0.00 0.00 0.00 -0.09 0.10 0.47 0.47 SPBRG Value (decimal) 17360 4339 2169 542 270 89 44 SPBRG Actual Value Rate (K) (decimal) 34722 8680 4339 1084 542 180 89 0.300 1.200 2.400 9.598 19.195 57.445 114.890 SPBRG Actual Value Rate (K) (decimal) 26041 6509 3254 813 406 135 67 0.300 1.200 2.400 9.601 19.172 57.339 115.741 SPBRG Actual Value Rate (K) (decimal) 20832 5207 2603 650 325 108 53 0.300 1.200 2.400 9.592 19.219 57.869 115.739
0.3 1.2 2.4 9.6 19.2 57.6 115.2
SYNC = 0, BRG16 = 1, BRGH = 1 or SYNC = 1, BRG16 = 1 BAUD RATE (K) FOSC = 13.889 MHz Actual Rate (K) 0.300 1.200 2.400 9.592 19.184 57.870 115.742 % Error 0.00 -0.02 -0.02 -0.08 -0.08 0.47 0.47 FOSC = 6.250 MHz % Error 0.01 0.01 0.01 -0.15 0.47 0.47 -3.12 FOSC = 4.167 MHz % Error -0.01 0.01 0.01 -0.44 0.48 0.48 0.48 SPBRG Value (decimal) 3472 867 433 108 53 17 8 SPBRG Actual Value Rate (K) (decimal) 11573 2893 1446 361 180 59 29 0.300 1.200 2.400 9.586 19.290 57.870 111.607 SPBRG Actual Value Rate (K) (decimal) 5207 1301 650 162 80 26 13 0.300 1.200 2.400 9.557 19.292 57.875 115.750
0.3 1.2 2.4 9.6 19.2 57.6 115.2
DS39762C-page 308
Preliminary
PIC18F97J60 FAMILY
20.1.3 AUTO-BAUD RATE DETECT
The Enhanced USARTx module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear. The automatic baud rate measurement sequence (Figure 20-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging. In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RXx signal, the RXx signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream. Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value 55h (ASCII U, which is also the LIN bus Sync character) in order to calculate the proper bit rate. The measurement is taken over both a low and high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRGx begins counting up, using the preselected clock source on the first rising edge of RXx. After eight bits on the RXx pin or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGHx:SPBRGx register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared. If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCONx<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 20-2). While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRGx and SPBRGHx will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGHx register. Refer to Table 20-4 for counter clock rates to the BRG. While the ABD sequence takes place, the EUSARTx state machine is held in Idle. The RCxIF interrupt is set once the fifth rising edge on RXx is detected. The value in the RCREGx needs to be read to clear the RCxIF interrupt. The contents of RCREGx should be discarded. Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte following the Break character. 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSARTx baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.
TABLE 20-4:
BRG16 0 0 1 1 Note: BRGH 0 1 0 1
BRG COUNTER CLOCK RATES

BRG Counter Clock FOSC/512 FOSC/128 FOSC/128 FOSC/32
During the ABD sequence, SPBRGx and SPBRGHx are both used as a 16-bit counter, independent of the BRG16 setting.
20.1.3.1
ABD and EUSARTx Transmission
Since the BRG clock is reversed during ABD acquisition, the EUSARTx transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREGx cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSARTx operation.
Preliminary
DS39762C-page 309
PIC18F97J60 FAMILY
FIGURE 20-1:
BRG Value XXXXh
AUTOMATIC BAUD RATE CALCULATION

0000h Start Edge #1 Bit 1 Bit 0 Edge #2 Bit 3 Bit 2 Edge #3 Bit 5 Bit 4 Edge #4 Bit 7 Bit 6 001Ch Edge #5 Stop Bit
RXx pin
BRG Clock Set by User ABDEN bit RCxIF bit (Interrupt) Read RCREGx SPBRGx SPBRGHx XXXXh XXXXh 1Ch 00h Auto-Cleared
Note: The ABD sequence requires the EUSARTx module to be configured in Asynchronous mode and WUE = 0.
FIGURE 20-2:
BRG Clock ABDEN bit RXx pin ABDOVF bit
BRG OVERFLOW SEQUENCE
Start
Bit 0
FFFFh BRG Value XXXXh 0000h 0000h
DS39762C-page 310
Preliminary
PIC18F97J60 FAMILY
20.2 EUSARTx Asynchronous Mode
The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTAx<4>). In this mode, the EUSARTx uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip, dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator. The EUSARTx transmits and receives the LSb first. The EUSARTx modules transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH and BRG16 bits (TXSTAx<2> and BAUDCONx<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit. The TXCKP (BAUDCONx<4>) and RXDTP (BAUDCONx<5>) bits allow the TXx and RXx signals to be inverted (polarity reversed). Devices that buffer signals between TTL and RS-232 levels also invert the signal. Setting the TXCKP and RXDTP bits allows for the use of circuits that provide buffering without inverting the signal. When operating in Asynchronous mode, the EUSARTx module consists of the following important elements: Baud Rate Generator Sampling Circuit Asynchronous Transmitter Asynchronous Receiver Auto-Wake-up on Sync Break Character 12-Bit Break Character Transmit Auto-Baud Rate Detection Once the TXREGx register transfers the data to the TSR register (occurs in one TCY), the TXREGx register is empty and the TXxIF flag bit is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF will be set regardless of the state of TXxIE; it cannot be cleared in software. TXxIF is also not cleared immediately upon loading TXREGx, but becomes valid in the second instruction cycle following the load instruction. Polling TXxIF immediately following a load of TXREGx will return invalid results. While TXxIF indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. Note 1: The TSR register is not mapped in data memory, so it is not available to the user. 2: Flag bit, TXxIF, is set when enable bit TXEN is set. To set up an Asynchronous Transmission: 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate. Enable the asynchronous serial port by clearing the SYNC bit and setting bit, SPEN. If the signal from the TXx pin is to be inverted, set the TXCKP bit. If interrupts are desired, set enable bit, TXxIE. If 9-bit transmission is desired, set transmit bit, TX9. Can be used as address/data bit. Enable the transmission by setting the TXEN bit which will also set bit, TXxIF. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D. Load data to the TXREGx register (starts transmission). If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.
2. 3. 4. 5. 6. 7. 8. 9.
20.2.1
EUSARTx ASYNCHRONOUS TRANSMITTER
The EUSARTx transmitter block diagram is shown in Figure 20-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREGx register (if available).
Preliminary
DS39762C-page 311
PIC18F97J60 FAMILY
FIGURE 20-3: EUSARTx TRANSMIT BLOCK DIAGRAM
Data Bus TXxIF TXxIE MSb (8) Interrupt TXEN Baud Rate CLK TRMT SPEN TXCKP BRG16 SPBRGHx SPBRGx TX9 TX9D TSR Register TXREGx Register 8 LSb 0 Pin Buffer and Control TXx pin
Baud Rate Generator
FIGURE 20-4:
Write to TXREGx BRG Output (Shift Clock) TXx (pin)
ASYNCHRONOUS TRANSMISSION, TXCKP = 0 (TXx NOT INVERTED)

Word 1
Start bit 1 TCY
bit 0
bit 1 Word 1
bit 7/8
Stop bit
TXxIF bit (Transmit Buffer Reg. Empty Flag)
TRMT bit (Transmit Shift Reg. Empty Flag)
Word 1 Transmit Shift Reg
FIGURE 20-5:
ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK), TXCKP = 0 (TXx NOT INVERTED)

Word 2
Write to TXREGx BRG Output (Shift Clock) TXx (pin) 1 TCY 1 TCY Word 1 Transmit Shift Reg. Word 2 Transmit Shift Reg. Word 1
Start bit
bit 0
bit 1 Word 1
bit 7/8
Stop bit
Start bit Word 2
bit 0
TXxIF bit (Interrupt Reg. Flag)
TRMT bit (Transmit Shift Reg. Empty Flag)
Note: This timing diagram shows two consecutive transmissions.
DS39762C-page 312
Preliminary
PIC18F97J60 FAMILY
TABLE 20-5:
Name INTCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 RCSTAx TXREGx TXSTAx BAUDCONx SPBRGHx SPBRGx
REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Bit 7 Bit 6 Bit 5 Bit 4 INT0IE TX1IF TX1IE TX1IP TX2IF(1) TX2IE(1) TX2IP(1) CREN SYNC TXCKP Bit 3 RBIE SSP1IF SSP1IE SSP1IP TMR4IF TMR4IE TMR4IP ADDEN SENDB BRG16 Bit 2 TMR0IF CCP1IF CCP1IE CCP1IP CCP5IF CCP5IE CCP5IP FERR BRGH Bit 1 INT0IF TMR2IF TMR2IE TMR2IP CCP4IF CCP4IE CCP4IP OERR TRMT WUE Bit 0 RBIF TMR1IF TMR1IE TMR1IP CCP3IF CCP3IE CCP3IP RX9D TX9D ABDEN Reset Values on Page: 59 61 61 61 61 61 61 61 61 61 62 62 62
GIE/GIEH PEIE/GIEL TMR0IE PSPIF PSPIE PSPIP SSP2IF SSP2IE SSP2IP SPEN CSRC ABDOVF ADIF ADIE ADIP BCL2IF BCL2IE BCL2IP RX9 TX9 RCIDL RC1IF RC1IE RC1IP RC2IF RC2IE RC2IP SREN TXEN RXDTP
EUSARTx Transmit Register
Legend: = unimplemented locations read as 0. Shaded cells are not used for asynchronous transmission. Note 1: These bits are only available in 80-pin and 100-pin devices; otherwise, they are unimplemented and read as 0.
Preliminary
DS39762C-page 313
PIC18F97J60 FAMILY
20.2.2 EUSARTx ASYNCHRONOUS RECEIVER 20.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT
The receiver block diagram is shown in Figure 20-6. The data is received on the RXx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at FOSC. This mode would typically be used in RS-232 systems. The RXDTP bit (BAUDCON<5>) allows the RXx signal to be inverted (polarity reversed). Devices that buffer signals from RS-232 to TTL levels also perform an inversion of the signal (when RS-232 = positive, TTL = 0). Inverting the polarity of the RXx pin data by setting the RXDTP bit allows for the use of circuits that provide buffering without inverting the signal. To set up an Asynchronous Reception: 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate. 2. Enable the asynchronous serial port by clearing the SYNC bit and setting bit, SPEN. 3. If the signal at the RXx pin is to be inverted, set the RXDTP bit. 4. If interrupts are desired, set enable bit, RCxIE. 5. If 9-bit reception is desired, set bit, RX9. 6. Enable the reception by setting bit, CREN. 7. Flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCxIE, was set. 8. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception. 9. Read the 8-bit received data by reading the RCREGx register. 10. If any error occurred, clear the error by clearing enable bit, CREN. 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set. This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable: 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate. 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit. 3. If the signal at the RXx pin is to be inverted, set the RXDTP bit. If the signal from the TXx pin is to be inverted, set the TXCKP bit. 4. If interrupts are required, set the RCEN bit and select the desired priority level with the RCxIP bit. 5. Set the RX9 bit to enable 9-bit reception. 6. Set the ADDEN bit to enable address detect. 7. Enable reception by setting the CREN bit. 8. The RCxIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCxIE and GIE bits are set. 9. Read the RCSTAx register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable). 10. Read RCREGx to determine if the device is being addressed. 11. If any error occurred, clear the CREN bit. 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.
DS39762C-page 314
Preliminary
PIC18F97J60 FAMILY
FIGURE 20-6: EUSARTx RECEIVE BLOCK DIAGRAM
CREN x64 Baud Rate CLK BRG16 SPBRGHx SPBRGx 64 or 16 or 4 MSb Stop (8) 7 RSR Register 1 0 LSb Start OERR FERR
Baud Rate Generator
RX9 Pin Buffer and Control RXx RX9D RXDTP SPEN 8 Interrupt RCxIF RCxIE Data Bus RCREGx Register FIFO Data Recovery
FIGURE 20-7:
RXx (pin) Rcv Shift Reg Rcv Buffer Reg Read Rcv Buffer Reg RCREGx RCxIF (Interrupt Flag) OERR bit CREN Note:
ASYNCHRONOUS RECEPTION, RXDTP = 0 (RXx NOT INVERTED)

Start bit bit 0 bit 1 bit 7/8 Stop bit Start bit bit 0 bit 7/8 Stop bit Start bit bit 7/8 Stop bit
Word 1 RCREGx
Word 2 RCREGx
This timing diagram shows three words appearing on the RXx input. The RCREGx (Receive Buffer) is read after the third word causing the OERR (Overrun Error) bit to be set.
TABLE 20-6:
Name INTCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 RCSTAx RCREGx TXSTAx SPBRGHx SPBRGx
REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Bit 7 Bit 6 Bit 5 Bit 4 INT0IE TX1IF TX1IE TX1IP TX2IF TX2IE TX2IP CREN SYNC TXCKP Bit 3 RBIE SSP1IF SSP1IE SSP1IP TMR4IF TMR4IE TMR4IP ADDEN SENDB BRG16 Bit 2 TMR0IF CCP1IF CCP1IE CCP1IP CCP5IF CCP5IE CCP5IP FERR BRGH Bit 1 INT0IF TMR2IF TMR2IE TMR2IP CCP4IF CCP4IE CCP4IP OERR TRMT WUE Bit 0 RBIF TMR1IF TMR1IE TMR1IP CCP3IF CCP3IE CCP3IP RX9D TX9D ABDEN Reset Values on Page: 59 61 61 61 61 61 61 61 61 61 62 62 62
GIE/GIEH PEIE/GIEL TMR0IE PSPIF PSPIE PSPIP SSP2IF SSP2IE SSP2IP SPEN CSRC ADIF ADIE ADIP BCL2IF BCL2IE BCL2IP RX9 TX9 RCIDL RC1IF RC1IE RC1IP RC2IF(1) RC2IE(1) RC2IP(1) SREN TXEN RXDTP
EUSARTx Receive Register
BAUDCONx ABDOVF
Legend: = unimplemented locations read as 0. Shaded cells are not used for asynchronous reception. Note 1: These bits are only available in 80-pin and 100-pin devices; otherwise, they are unimplemented and read as 0.
Preliminary
DS39762C-page 315
PIC18F97J60 FAMILY
20.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER
During Sleep mode, all clocks to the EUSARTx are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RXx/DTx line while the EUSARTx is operating in Asynchronous mode. The auto-wake-up feature is enabled by setting the WUE bit (BAUDCONx<1>). Once set, the typical receive sequence on RXx/DTx is disabled and the EUSARTx remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RXx/DTx line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.) Following a wake-up event, the module generates an RCxIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 20-8) and asynchronously if the device is in Sleep mode (Figure 20-9). The interrupt condition is cleared by reading the RCREGx register. The WUE bit is automatically cleared once a low-to-high transition is observed on the RXx line following the wake-up event. At this point, the EUSARTx module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over. the transmission must be all 0s. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus. Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., HS or HSPLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSARTx.
20.2.4.2
Special Considerations Using the WUE Bit
The timing of WUE and RCxIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSARTx in an Idle mode. The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared after this when a rising edge is seen on RXx/DTx. The interrupt condition is then cleared by reading the RCREGx register. Ordinarily, the data in RCREGx will be dummy data and should be discarded. The fact that the WUE bit has been cleared (or is still set), and the RCxIF flag is set, should not be used as an indicator of the integrity of the data in RCREGx. Users should consider implementing a parallel method in firmware to verify received data integrity. To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.
20.2.4.1
Special Considerations Using Auto-Wake-up
Since auto-wake-up functions by sensing rising edge transitions on RXx/DTx, information with any state changes before the Stop bit may signal a false End-of-Character (EOC) and cause data or framing errors. To work properly, therefore, the initial character in
DS39762C-page 316
Preliminary
PIC18F97J60 FAMILY
FIGURE 20-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
OSC1 WUE bit(1) RXx/DTx Line RCxIF
Bit set by user
Auto-Cleared
Cleared due to user read of RCREGx
Note 1:
The EUSARTx remains in Idle while the WUE bit is set.
FIGURE 20-9:
AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
OSC1 WUE bit(2) RXx/DTx Line RCxIF SLEEP Command Executed Sleep Ends Cleared due to user read of RCREGx Bit set by user Auto-Cleared
Note 1
Note 1: 2:
If the wake-up event requires long oscillator warm-up time, the auto-clear of the WUE bit can occur before the oscillator is ready. This sequence should not depend on the presence of Q clocks. The EUSARTx remains in Idle while the WUE bit is set.
Preliminary
DS39762C-page 317
PIC18F97J60 FAMILY
20.2.5 BREAK CHARACTER SEQUENCE
The EUSARTx module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve 0 bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTAx<3> and TXSTAx<5>) are set while the Transmit Shift Register (TSR) is loaded with data. Note that the value of data written to TXREGx will be ignored and all 0s will be transmitted. The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification). Note that the data value written to the TXREGx for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence. The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 20-10 for the timing of the Break character sequence. 1. 2. 3. 4. 5. Configure the EUSARTx for the desired mode. Set the TXEN and SENDB bits to set up the Break character. Load the TXREGx with a dummy character to initiate transmission (the value is ignored). Write 55h to TXREGx to load the Sync character into the transmit FIFO buffer. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.
When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx.
20.2.6
RECEIVING A BREAK CHARACTER
The Enhanced USARTx module can receive a Break character in two ways. The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data). The second method uses the auto-wake-up feature described in Section 20.2.4 Auto-Wake-up on Sync Break Character. By enabling this feature, the EUSARTx will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt and receive the next data byte followed by another interrupt. Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABDEN bit once the TXxIF interrupt is observed.
20.2.5.1
Break and Sync Transmit Sequence
The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.
FIGURE 20-10:
Write to TXREGx
SEND BREAK CHARACTER SEQUENCE
Dummy Write BRG Output (Shift Clock) TXx (pin) Start bit bit 0 bit 1 Break TXxIF bit (Transmit Buffer Reg. Empty Flag) TRMT bit (Transmit Shift Reg. Empty Flag) SENDB sampled here SENDB bit (Transmit Shift Reg. Empty Flag) Auto-Cleared bit 11 Stop bit
DS39762C-page 318
Preliminary
PIC18F97J60 FAMILY
20.3 EUSARTx Synchronous Master Mode
Once the TXREGx register transfers the data to the TSR register (occurs in one TCY), the TXREGx is empty and the TXxIF flag bit is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF is set regardless of the state of enable bit, TXxIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREGx register. While flag bit, TXxIF, indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user must poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user. To set up a Synchronous Master Transmission: 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC. If the signal from the CKx pin is to be inverted, set the TXCKP bit. If the signal from the DTx pin is to be inverted, set the RXDTP bit. If interrupts are desired, set enable bit, TXxIE. If 9-bit transmission is desired, set bit, TX9. Enable the transmission by setting bit, TXEN. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D. Start transmission by loading data to the TXREGx register. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.
The Synchronous Master mode is entered by setting the CSRC bit (TXSTAx<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit, SYNC (TXSTAx<4>). In addition, enable bit, SPEN (RCSTAx<7>), is set in order to configure the TXx and RXx pins to CKx (clock) and DTx (data) lines, respectively. Clock polarity (CKx) is selected with the TXCKP bit (BAUDCON<4>). Setting TXCKP sets the Idle state on CKx as high, while clearing the bit sets the Idle state as low. Data polarity (DTx) is selected with the RXDTP bit (BAUDCONx<5>). Setting RXDTP sets the Idle state on DTx as high, while clearing the bit sets the Idle state as low. DTx is sampled when CKx returns to its Idle state. This option is provided to support Microwire devices with this module.
2. 3.
20.3.1
EUSARTx SYNCHRONOUS MASTER TRANSMISSION
The EUSARTx transmitter block diagram is shown in Figure 20-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREGx (if available).
4. 5. 6. 7. 8. 9.
FIGURE 20-11:
SYNCHRONOUS TRANSMISSION
Q3 Q4 Q1 Q2 Q3 Q4 Q1Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 bit 7 bit 0 bit 1 bit 7
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
RC7/RX1/DT1 RC6/TX1/CK1 pin (TXCKP = 0) RC6/TX1/CK1 pin (TXCKP = 1) Write to TXREG1 Reg TX1IF bit (Interrupt Flag) TRMT bit TXEN bit Note: 1
bit 0
bit 1
bit 2
Word 1
Word 2
Write Word 1
Write Word 2
Sync Master mode, SPBRG1 = 0, continuous transmission of two 8-bit words. This example is equally applicable to EUSART2 (RG1/TX2/CK2 and RG2/RX2/DT2).
Preliminary
DS39762C-page 319
PIC18F97J60 FAMILY
FIGURE 20-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)
bit 0 bit 1 bit 2 bit 6 bit 7 RC7/RX1/DT1 pin
RC6/TX1/CK1 pin Write to TXREG1 reg
TX1IF bit
TRMT bit
TXEN bit Note: This example is equally applicable to EUSART2 (RG1/TX2/CK2 and RG2/RX2/DT2).
TABLE 20-7:
Name INTCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 RCSTAx TXREGx TXSTAx SPBRGHx SPBRGx
REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

GIE/GIEH PEIE/GIEL TMR0IE PSPIF PSPIE PSPIP SSP2IF SSP2IE SSP2IP SPEN CSRC ADIF ADIE ADIP BCL2IF BCL2IE BCL2IP RX9 TX9 RCIDL RC1IF RC1IE RC1IP RC2IF RC2IE RC2IP SREN TXEN RXDTP
BAUDCONx ABDOVF
Legend: = unimplemented, read as 0. Shaded cells are not used for synchronous master transmission. Note 1: These bits are only available in 80-pin and 100-pin devices; otherwise, they are unimplemented and read as 0.
DS39762C-page 320
Preliminary
PIC18F97J60 FAMILY
20.3.2 EUSARTx SYNCHRONOUS MASTER RECEPTION
4. Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTAx<5>), or the Continuous Receive Enable bit, CREN (RCSTAx<4>). Data is sampled on the RXx pin on the falling edge of the clock. If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence. To set up a Synchronous Master Reception: 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC. Ensure bits, CREN and SREN, are clear. If the signal from the CKx pin is to be inverted, set the TXCKP bit. If the signal from the DTx pin is to be inverted, set the RXDTP bit. 5. If interrupts are desired, set enable bit, RCxIE. 6. If 9-bit reception is desired, set bit, RX9. 7. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN. 8. Interrupt flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCxIE, was set. 9. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception. 10. Read the 8-bit received data by reading the RCREGx register. 11. If any error occurred, clear the error by clearing bit, CREN. 12. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.
2. 3.
FIGURE 20-13:
SYNCHRONOUS RECEPTION (MASTER MODE, SREN)
Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
RC7/RX1/DT1 pin RC6/TX1/CK1 pin (TXCKP = 0) RC6/TX1/CK1 pin (TXCKP = 1) Write to bit SREN SREN bit CREN bit 0 RC1IF bit (Interrupt) Read RCREG1 Note:
bit 0
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7
Timing diagram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0. This example is equally applicable to EUSART2 (RG1/TX2/CK2 and RG2/RX2/DT2).
Preliminary
DS39762C-page 321
PIC18F97J60 FAMILY
TABLE 20-8:
Name INTCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 RCSTAx RCREGx TXSTAx SPBRGHx SPBRGx
REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Bit 7 Bit 6 Bit 5 TMR0IE RC1IF RC1IE RC1IP RC2IF(1) RC2IE(1) RC2IP(1) SREN TXEN RXDTP Bit 4 INT0IE TX1IF TX1IE TX1IP TX2IF TX2IE TX2IP CREN SYNC TXCKP Bit 3 RBIE SSP1IF SSP1IE SSP1IP TMR4IF TMR4IE TMR4IP ADDEN SENDB BRG16 Bit 2 TMR0IF CCP1IF CCP1IE CCP1IP CCP5IF CCP5IE CCP5IP FERR BRGH Bit 1 INT0IF TMR2IF TMR2IE TMR2IP CCP4IF CCP4IE CCP4IP OERR TRMT WUE Bit 0 RBIF TMR1IF TMR1IE TMR1IP CCP3IF CCP3IE CCP3IP RX9D TX9D ABDEN Reset Values on Page: 59 61 61 61 61 61 61 61 61 61 62 62 62
GIE/GIEH PEIE/GIEL PSPIF PSPIE PSPIP SSP2IF SSP2IE SSP2IP SPEN CSRC ADIF ADIE ADIP BCL2IF BCL2IE BCL2IP RX9 TX9 RCIDL
BAUDCONx ABDOVF
Legend: = unimplemented, read as 0. Shaded cells are not used for synchronous master reception. Note 1: These bits are only available in 80-pin and 100-pin devices; otherwise, they are unimplemented and read as 0.
20.4
EUSARTx Synchronous Slave Mode
To set up a Synchronous Slave Transmission: 1. Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC. Clear bits, CREN and SREN. If the signal from the CKx pin is to be inverted, set the TXCKP bit. If the signal from the DTx pin is to be inverted, set the RXDTP bit. If interrupts are desired, set enable bit, TXxIE. If 9-bit transmission is desired, set bit, TX9. Enable the transmission by setting enable bit, TXEN. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D. Start transmission by loading data to the TXREGx register. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.
Synchronous Slave mode is entered by clearing bit, CSRC (TXSTAx<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CKx pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.
2. 3.
20.4.1
EUSARTx SYNCHRONOUS SLAVE TRANSMISSION
4. 5. 6. 7. 8. 9.
The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep mode. If two words are written to the TXREGx and then the SLEEP instruction is executed, the following will occur: a) b) c) d) The first word will immediately transfer to the TSR register and transmit. The second word will remain in the TXREGx register. Flag bit, TXxIF, will not be set. When the first word has been shifted out of TSR, the TXREGx register will transfer the second word to the TSR and flag bit, TXxIF, will now be set. If enable bit, TXxIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.
e)
DS39762C-page 322
Preliminary
PIC18F97J60 FAMILY
TABLE 20-9:
Name INTCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 RCSTAx TXREGx TXSTAx SPBRGHx SPBRGx
REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

GIE/GIEH PEIE/GIEL TMR0IE PSPIF PSPIE PSPIP SSP2IF SSP2IE SSP2IP SPEN CSRC ADIF ADIE ADIP BCL2IF BCL2IE BCL2IP RX9 TX9 RCIDL RC1IF RC1IE RC1IP RC2IF RC2IE RC2IP SREN TXEN RXDTP
BAUDCONx ABDOVF
Legend: = unimplemented, read as 0. Shaded cells are not used for synchronous slave transmission. Note 1: These bits are only available in 80-pin and 100-pin devices; otherwise, they are unimplemented and read as 0.
20.4.2
EUSARTx SYNCHRONOUS SLAVE RECEPTION
To set up a Synchronous Slave Reception: 1. Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC. 2. If interrupts are desired, set enable bit, RCxIE. 3. If the signal from the CKx pin is to be inverted, set the TXCKP bit. If the signal from the DTx pin is to be inverted, set the RXDTP bit. 4. If 9-bit reception is desired, set bit, RX9. 5. To enable reception, set enable bit, CREN. 6. Flag bit, RCxIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCxIE, was set. 7. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception. 8. Read the 8-bit received data by reading the RCREGx register. 9. If any error occurred, clear the error by clearing bit, CREN. 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.
The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep or any Idle mode, and bit SREN, which is a dont care in Slave mode. If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREGx register. If the RCxIE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector.
Preliminary
DS39762C-page 323
PIC18F97J60 FAMILY
TABLE 20-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION
Name INTCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 RCSTAx RCREGx TXSTAx SPBRGHx SPBRGx Bit 7 Bit 6 Bit 5 Bit 4 INT0IE TX1IF TX1IE TX1IP TX2IF TX2IE TX2IP CREN SYNC TXCKP Bit 3 RBIE SSP1IF SSP1IE SSP1IP TMR4IF TMR4IE TMR4IP ADDEN SENDB BRG16 Bit 2 TMR0IF CCP1IF CCP1IE CCP1IP CCP5IF CCP5IE CCP5IP FERR BRGH Bit 1 INT0IF TMR2IF TMR2IE TMR2IP CCP4IF CCP4IE CCP4IP OERR TRMT WUE Bit 0 RBIF TMR1IF TMR1IE TMR1IP CCP3IF CCP3IE CCP3IP RX9D TX9D ABDEN Reset Values on Page: 59 61 61 61 61 61 61 61 61 61 62 62 62
GIE/GIEH PEIE/GIEL TMR0IE PSPIF PSPIE PSPIP SSP2IF SSP2IE SSP2IP SPEN CSRC ADIF ADIE ADIP BCL2IF BCL2IE BCL2IP RX9 TX9 RCIDL RC1IF RC1IE RC1IP RC2IF(1) RC2IE(1) RC2IP(1) SREN TXEN RXDTP
BAUDCONx ABDOVF
Legend: = unimplemented, read as 0. Shaded cells are not used for synchronous slave reception. Note 1: These bits are only available in 80-pin and 100-pin devices; otherwise, they are unimplemented and read as 0.
DS39762C-page 324
Preliminary
PIC18F97J60 FAMILY
21.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE
The module has five registers: A/D Result Register High Byte (ADRESH) A/D Result Register Low Byte (ADRESL) A/D Control Register 0 (ADCON0) A/D Control Register 1 (ADCON1) A/D Control Register 2 (ADCON2)
The Analog-to-Digital (A/D) converter module has 11 inputs for the 64-pin devices, 15 inputs for the 80-pin devices and 16 inputs for the 100-pin devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.
The ADCON0 register, shown in Register 21-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 21-2, configures the functions of the port pins. The ADCON2 register, shown in Register 21-3, configures the A/D clock source, programmed acquisition time and justification.
REGISTER 21-1:
R/W-0 ADCAL bit 7 Legend: R = Readable bit -n = Value at POR bit 7
ADCON0: A/D CONTROL REGISTER 0

U-0 R/W-0 CHS3 R/W-0 CHS2 R/W-0 CHS1 R/W-0 CHS0 R/W-0 GO/DONE R/W-0 ADON bit 0
ADCAL: A/D Calibration bit 1 = Calibration is performed on next A/D conversion 0 = Normal A/D converter operation (no calibration is performed) Unimplemented: Read as 0 CHS3:CHS0: Analog Channel Select bits 0000 = Channel 0 (AN0) 0001 = Channel 1 (AN1) 0010 = Channel 2 (AN2) 0011 = Channel 3 (AN3) 0100 = Channel 4 (AN4) 0101 = Channel 5 (AN5)(1,3) 0110 = Channel 6 (AN6) 0111 = Channel 7 (AN7) 1000 = Channel 8 (AN8) 1001 = Channel 9 (AN9) 1010 = Channel 10 (AN10) 1011 = Channel 11 (AN11) 1100 = Channel 12 (AN12)(2,3) 1101 = Channel 13 (AN13)(2,3) 1110 = Channel 14 (AN14)(2,3) 1111 = Channel 15 (AN15)(2,3) GO/DONE: A/D Conversion Status bit When ADON = 1: 1 = A/D conversion in progress 0 = A/D Idle ADON: A/D On bit 1 = A/D converter module is enabled 0 = A/D converter module is disabled This channel is implemented on 100-pin devices only. These channels are implemented on 80-pin and 100-pin devices only. Performing a conversion on unimplemented channels will return random values.
bit 6 bit 5-2
bit 1
bit 0
Note 1: 2: 3:
Preliminary
DS39762C-page 325
PIC18F97J60 FAMILY
REGISTER 21-2:
U-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6 bit 5 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown

U-0 R/W-0 VCFG1 R/W-0 VCFG0 R/W-0 PCFG3 R/W-0 PCFG2 R/W-0 PCFG1 R/W-0 PCFG0 bit 0
Unimplemented: Read as 0 VCFG1: Voltage Reference Configuration bit (VREF- source) 1 = VREF- (AN2) 0 = AVSS VCFG0: Voltage Reference Configuration bit (VREF+ source) 1 = VREF+ (AN3) 0 = AVDD PCFG3:PCFG0: A/D Port Configuration Control bits: AN15(1) AN14(1) AN13(1) AN12(1) AN5(2) AN1(3) A A A A A A A A A A A A A A D D AN10 AN11 AN9 AN8 AN7 AN6 AN4 AN3 AN2 PCFG3: PCFG0 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 AN0(3) A A A A A A A A A A A A A A A D
bit 4
bit 3-0
A D D D D D D D D D D D D D D D
A D D D D D D D D D D D D D D D
A A D D D D D D D D D D D D D D
A A A D D D D D D D D D D D D D
A A A A D D D D D D D D D D D D
A A A A A D D D D D D D D D D D
A A A A A A D D D D D D D D D D
A A A A A A A D D D D D D D D D
A A A A A A A A D D D D D D D D
A A A A A A A A A D D D D D D D
A A A A A A A A A A D D D D D D
A A A A A A A A A A A D D D D D
A A A A A A A A A A A A D D D D
A A A A A A A A A A A A A D D D
A = Analog input Note 1: 2: 3:
D = Digital I/O
AN12 through AN15 are available in 80-pin and 100-pin devices only. AN5 is available in 100-pin devices only. AN0 and AN1 can also operate as Ethernet LED outputs in either Analog or Digital I/O modes.
DS39762C-page 326
Preliminary
PIC18F97J60 FAMILY
REGISTER 21-3:
R/W-0 ADFM bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown

U-0 R/W-0 ACQT2 R/W-0 ACQT1 R/W-0 ACQT0 R/W-0 ADCS2 R/W-0 ADCS1 R/W-0 ADCS0 bit 0
ADFM: A/D Result Format Select bit 1 = Right justified 0 = Left justified Unimplemented: Read as 0 ACQT2:ACQT0: A/D Acquisition Time Select bits 111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD(1) ADCS2:ADCS0: A/D Conversion Clock Select bits 111 = FRC (clock derived from A/D RC oscillator)(1) 110 = FOSC/64 101 = FOSC/16 100 = FOSC/4 011 = FRC (clock derived from A/D RC oscillator)(1) 010 = FOSC/32 001 = FOSC/8 000 = FOSC/2 If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.
bit 6 bit 5-3
bit 2-0
Note 1:
Preliminary
DS39762C-page 327
PIC18F97J60 FAMILY
The analog reference voltage is software selectable to either the devices positive and negative supply voltage (AVDD and AVSS), or the voltage level on the RA3/AN3/VREF+ and RA2/AN2/VREF- pins. The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D converters internal RC oscillator. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. Each port pin associated with the A/D converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0<1>) is cleared and A/D Interrupt Flag bit, ADIF, is set. A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted. The value in the ADRESH:ADRESL register pair is not modified for a Power-on Reset. These registers will contain unknown data after a Power-on Reset. The block diagram of the A/D module is shown in Figure 21-1.
FIGURE 21-1:
A/D BLOCK DIAGRAM

CHS3:CHS0 1111 1110 1101 1100 1011 1010 1001 1000 0111 0110 0101 0100 VAIN 10-Bit A/D Converter (Input Voltage) 0011 0010 VCFG1:VCFG0 VDD Reference Voltage VREF+ VREFVSS 0001 0000 AN15(1) AN14(1) AN13(1) AN12(1) AN11 AN10 AN9 AN8 AN7 AN6 AN5(2) AN4 AN3 AN2 AN1 AN0
Note 1: 2:
Channels AN15 through AN12 are not available on 64-pin devices. Channel AN5 is implemented on 100-pin devices only.
DS39762C-page 328
Preliminary
PIC18F97J60 FAMILY
After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs. To determine acquisition time, see Section 21.1 A/D Acquisition Requirements. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion. The following steps should be followed to do an A/D conversion: 1. Configure the A/D module: Configure analog pins, voltage reference and digital I/O (ADCON1) Select A/D input channel (ADCON0) Select A/D acquisition time (ADCON2) Select A/D conversion clock (ADCON2) Turn on A/D module (ADCON0) 6. 7. 2. Configure A/D interrupt (if desired): Clear ADIF bit Set ADIE bit Set GIE bit Wait the required acquisition time (if required). Start conversion: Set GO/DONE bit (ADCON0<1>) Wait for A/D conversion to complete, by either: Polling for the GO/DONE bit to be cleared OR Waiting for the A/D interrupt Read A/D Result registers (ADRESH:ADRESL); clear bit, ADIF, if required. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.
3. 4. 5.
FIGURE 21-2:
ANALOG INPUT MODEL

VDD VT = 0.6V RIC 1k Sampling Switch SS RSS
RS
ANx
VAIN
CPIN 5 pF
VT = 0.6V
ILEAKAGE 100 nA
CHOLD = 25 pF
VSS
Legend:
CPIN VT ILEAKAGE RIC SS CHOLD RSS
= Input Capacitance = Threshold Voltage = Leakage Current at the pin due to various junctions = Interconnect Resistance = Sampling Switch = Sample/Hold Capacitance (from DAC) = Sampling Switch Resistance
VDD
1 2 3 4 Sampling Switch (k)
Preliminary
DS39762C-page 329
PIC18F97J60 FAMILY
21.1 A/D Acquisition Requirements
For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 21-2. The source impedance (RS) and the internal sampling switch (RSS) impedance directly affect the time required to charge the capacitor, CHOLD. The sampling switch (RSS) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k. After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion. Note: When the conversion is started, the holding capacitor is disconnected from the input pin. To calculate the minimum acquisition time, Equation 21-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution. Equation 21-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions: CHOLD Rs Conversion Error VDD Temperature = = = = 25 pF 2.5 k 1/2 LSb 3V Rss = 2 k 85C (system max.)
EQUATION 21-1:
TACQ = =
ACQUISITION TIME
Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient TAMP + TC + TCOFF
EQUATION 21-2:
VHOLD or TC = =
A/D MINIMUM CHARGING TIME
(VREF (VREF/2048)) (1 e(-TC/CHOLD(RIC + RSS + RS))) -(CHOLD)(RIC + RSS + RS) ln(1/2048)
EQUATION 21-3:
TACQ TAMP TCOFF = = = 0.2 s
CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME
TAMP + TC + TCOFF (Temp 25C)(0.02 s/C) (85C 25C)(0.02 s/C) 1.2 s -(CHOLD)(RIC + RSS + RS) ln(1/2048) s -(25 pF) (1 k + 2 k + 2.5 k) ln(0.0004883) s 1.05 s 0.2 s + 1 s + 1.2 s 2.4 s
Temperature coefficient is only required for temperatures > 25C. Below 25C, TCOFF = 0 ms. TC =
TACQ
DS39762C-page 330
Preliminary
PIC18F97J60 FAMILY
21.2 Selecting and Configuring Automatic Acquisition Time
Table 21-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.
The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state (000) and is compatible with devices that do not offer programmable acquisition times. If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit. In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.
TABLE 21-1:
TAD vs. DEVICE OPERATING FREQUENCIES

Maximum Device Frequency 2.68 MHz 5.71 MHz 11.43 MHz 22.86 MHz 41.67 MHz 41.67 MHz 1.00 MHz(1)
AD Clock Source (TAD) Operation 2 TOSC 4 TOSC 8 TOSC 16 TOSC 32 TOSC 64 TOSC RC(2) Note 1: 2: ADCS2:ADCS0 000 100 001 101 010 110 x11
The RC source has a typical TAD time of 4 ms. See parameter 130 in Table 27-27 for A/D RC clock specifications.
21.4
Configuring Analog Port Pins
21.3
Selecting the A/D Conversion Clock
The ADCON1, TRISA, TRISF and TRISH registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted. The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits. Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted. 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the devices specification limits.
The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD: 2 TOSC 4 TOSC 8 TOSC 16 TOSC 32 TOSC 64 TOSC Internal RC Oscillator
For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD. See Section 27.0 Electrical Characteristics, A/D parameter 130 in Table 27-27 for more information.
Preliminary
DS39762C-page 331
PIC18F97J60 FAMILY
21.5 A/D Conversions 21.6 Use of the ECCP2 Trigger
Figure 21-3 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins. Figure 21-4 shows the operation of the A/D converter after the GO/DONE bit has been set, the ACQT2:ACQT0 bits are set to 010 and a 4 TAD acquisition time has been selected before the conversion starts. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started. Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D. An A/D conversion can be started by the Special Event Trigger of the ECCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time is selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion). If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.
FIGURE 21-3:
A/D CONVERSION TAD CYCLES (ACQT2:ACQT0 = 000, TACQ = 0)
TCY TAD TAD1 TAD2 TAD3 TAD4 TAD5 TAD6 TAD7 TAD8 TAD9 TAD10 TAD11 b4 b1 b0 b6 b7 b2 b9 b8 b3 b5 Conversion starts Holding capacitor is disconnected from analog input (typically 100 ns) Set GO/DONE bit Next Q4: ADRESH/ADRESL is loaded, GO/DONE bit is cleared, ADIF bit is set, holding capacitor is connected to analog input.
FIGURE 21-4:
A/D CONVERSION TAD CYCLES (ACQT2:ACQT0 = 010, TACQ = 4 TAD)

TAD Cycles 4 1 2 b9 3 b8 4 b7 5 b6 6 b5 7 b4 8 b3 9 b2 10 b1 11 b0
TACQT Cycles 1 2 3
Automatic Acquisition Time
Conversion starts (Holding capacitor is disconnected)
Set GO/DONE bit (Holding capacitor continues acquiring input)
Next Q4: ADRESH:ADRESL is loaded, GO/DONE bit is cleared, ADIF bit is set, holding capacitor is reconnected to analog input.
DS39762C-page 332
Preliminary
PIC18F97J60 FAMILY
21.7 A/D Converter Calibration
The A/D converter in the PIC18F97J60 family of devices includes a self-calibration feature which compensates for any offset generated within the module. The calibration process is automated and is initiated by setting the ADCAL bit (ADCON0<7>). The next time the GO/DONE bit is set, the module will perform a dummy conversion (that is, with reading none of the input channels) and store the resulting value internally to compensate for offset. Thus, subsequent offsets will be compensated. The calibration process assumes that the device is in a relatively steady-state operating condition. If A/D calibration is used, it should be performed after each device Reset, or if there are other major changes in operating conditions. If the A/D is expected to operate while the device is in a power-managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the power-managed mode clock that will be used. After the power-managed mode is entered (either of the power-managed Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power-managed mode clock source until the conversion has been completed. If desired, the device may be placed into the corresponding power-managed Idle mode during the conversion. If the power-managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected. Operation in Sleep mode requires the A/D RC clock to be selected. If bits, ACQT2:ACQT0, are set to 000 and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN and SCS bits in the OSCCON register must have already been cleared prior to starting the conversion.
21.8
Operation in Power-Managed Modes
The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.
TABLE 21-2:
Name INTCON PIR1 PIE1 IPR1 PIR2 PIE2 IPR2 ADRESH ADRESL ADCON0 ADCON1 ADCON2 CCP2CON PORTA TRISA PORTF TRISF PORTH(2) TRISH(2)
SUMMARY OF A/D REGISTERS

Bit 7 Bit 6 Bit 5 TMR0IE RC1IF RC1IE RC1IP ETHIF ETHIE ETHIP Bit 4 INT0IE TX1IF TX1IE TX1IP r r r Bit 3 RBIE SSP1IF SSP1IE SSP1IP BCL1IF BCL1IE BCL1IP Bit 2 TMR0IF CCP1IF CCP1IE CCP1IP Bit 1 INT0IF TMR2IF TMR2IE TMR2IP TMR3IF TMR3IE TMR3IP Bit 0 RBIF TMR1IF TMR1IE TMR1IP CCP2IF CCP2IE CCP2IP Reset Values on Page: 59 61 61 61 61 61 61 60 60 CHS3 VCFG0 ACQT1 DC2B0 RA4 TRISA4 RF4 TRISF4 RH4 TRISH4 CHS1 PCFG3 ACQT0 CCP2M3 RA3 TRISA3 RF3 TRISF3 RH3 TRISH3 CHS0 PCFG2 ADCS2 CCP2M2 RA2 TRISA2 RF2 TRISF2 RH2 TRISH2 GO/DONE PCFG1 ADCS1 CCP2M1 RA1 TRISA1 RF1 TRISF1 RH1 TRISH1 ADON PCFG0 ADCS0 CCP2M0 RA0 TRISA0 RF0
(1)
GIE/GIEH PEIE/GIEL PSPIF PSPIE PSPIP OSCFIF OSCFIE OSCFIP ADIF ADIE ADIP CMIF CMIE CMIP
A/D Result Register High Byte A/D Result Register Low Byte ADCAL ADFM P2M1 RJPU RF7 TRISF7 RH7 TRISH7 P2M0 RF6 TRISF6 RH6 TRISH6 CHS3 VCFG1 ACQT2 DC2B1 RA5 TRISA5 RF5 TRISF5 RH5 TRISH5
60 60 60 60 62 61 62 61 62 61
TRISF0(1) RH0 TRISH0
Legend: = unimplemented, read as 0, r = reserved. Shaded cells are not used for A/D conversion. Note 1: Implemented in 100-pin devices only. 2: This register is not implemented on 64-pin devices.
Preliminary
DS39762C-page 333
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 334
Preliminary
PIC18F97J60 FAMILY
22.0 COMPARATOR MODULE
The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins, RF1 through RF6, as well as the on-chip voltage reference (see Section 23.0 Comparator Voltage Reference Module). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register. The CMCON register (Register 22-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 22-1.
REGISTER 22-1:
R-0 C2OUT bit 7 Legend: R = Readable bit -n = Value at POR bit 7
CMCON: COMPARATOR CONTROL REGISTER

R-0 R/W-0 C2INV R/W-0 C1INV R/W-0 CIS R/W-1 CM2 R/W-1 CM1 R/W-1 CM0 bit 0
C1OUT
C2OUT: Comparator 2 Output bit When C2INV = 0: 1 = C2 VIN+ > C2 VIN0 = C2 VIN+ < C2 VINWhen C2INV = 1: 1 = C2 VIN+ < C2 VIN0 = C2 VIN+ > C2 VINC1OUT: Comparator 1 Output bit When C1INV = 0: 1 = C1 VIN+ > C1 VIN0 = C1 VIN+ < C1 VINWhen C1INV = 1: 1 = C1 VIN+ < C1 VIN0 = C1 VIN+ > C1 VINC2INV: Comparator 2 Output Inversion bit 1 = C2 output inverted 0 = C2 output not inverted C1INV: Comparator 1 Output Inversion bit 1 = C1 output inverted 0 = C1 output not inverted CIS: Comparator Input Switch bit When CM2:CM0 = 110: 1 = C1 VIN- connects to RF5/AN10/CVREF C2 VIN- connects to RF3/AN8 0 = C1 VIN- connects to RF6/AN11 C2 VIN- connects to RA4/AN9 CM2:CM0: Comparator Mode bits Figure 22-1 shows the Comparator modes and the CM2:CM0 bit settings.
bit 6
bit 5
bit 4
bit 3
bit 2-0
Preliminary
DS39762C-page 335
PIC18F97J60 FAMILY
22.1 Comparator Configuration
There are eight modes of operation for the comparators, shown in Figure 22-1. Bits CM2:CM0 of the CMCON register are used to select these modes. The TRISF register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Section 27.0 Electrical Characteristics. Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.
FIGURE 22-1:
COMPARATOR I/O OPERATING MODES

Comparators Off (POR Default Value) CM2:CM0 = 111 RF6/AN11 C1 Off (Read as 0) RF5/AN10/ CVREF RF4/AN9 C2 Off (Read as 0) RF3/AN8
D D VINVIN+
Comparator Outputs Disabled CM2:CM0 = 000 RF6/AN11

A VINVIN+
RF5/AN10/ A CVREF RF4/AN9 RF3/AN8

A A
C1
Off (Read as 0)
VINVIN+
D D
VINVIN+
C2
Off (Read as 0)
Two Independent Comparators CM2:CM0 = 010 RF6/AN11

A VINVIN+
Two Independent Comparators with Outputs CM2:CM0 = 011 RF6/AN11

A VIN-

A A
C1
C1OUT
VIN+ RF5/AN10/ A CVREF RF2/AN7/C1OUT*
C1
C1OUT
VINVIN+
C2
C2OUT
RF4/AN9 RF3/AN8
A A
VINVIN+
C2
C2OUT
RF1/AN6/C2OUT* Two Common Reference Comparators CM2:CM0 = 100 RF6/AN11

A VINVIN+
Two Common Reference Comparators with Outputs CM2:CM0 = 101 RF6/AN11

A VINVIN+

A D
C1
C1OUT
A RF5/AN10/ CVREF RF2/AN7/C1OUT*
C1
C1OUT
VINVIN+
C2
C2OUT
RF4/AN9 RF3/AN8
A D
VINVIN+
C2
C2OUT
RF1/AN6/C2OUT* One Independent Comparator with Output CM2:CM0 = 001 RF6/AN11

A VINVIN+
Four Inputs Multiplexed to Two Comparators CM2:CM0 = 110 RF6/AN11

A A CIS = 0 CIS = 1 VINVIN+
RF5/AN10/ A CVREF RF2/AN7/C1OUT* RF4/AN9 RF3/AN8

D D
C1
C1OUT
RF5/AN10/ CVREF RF4/AN9
C1
C1OUT
A A CIS = 0 CIS = 1 VINVIN+
VINVIN+
RF3/AN8 C2 Off (Read as 0)
C2
C2OUT
CVREF
From VREF module
A = Analog Input, port reads zeros always D = Digital Input CIS (CMCON<3>) is the Comparator Input Switch * Setting the TRISF<2:1> bits will disable the comparator outputs by configuring the pins as inputs.
DS39762C-page 336
Preliminary
PIC18F97J60 FAMILY
22.2 Comparator Operation
22.3.2 INTERNAL REFERENCE SIGNAL
A single comparator is shown in Figure 22-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 22-2 represent the uncertainty due to input offsets and response time. The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in Section 23.0 Comparator Voltage Reference Module. The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM2:CM0 = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.
22.3
Comparator Reference
Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 22-2).
22.4
Comparator Response Time
FIGURE 22-2:
SINGLE COMPARATOR
Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see Section 27.0 Electrical Characteristics).
VIN+ VIN-
Output
22.5
Comparator Outputs
VINVIN+
The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RF1 and RF2 I/O pins. When enabled, multiplexors in the output path of the RF1 and RF2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 22-3 shows the comparator output block diagram. The TRISF bits will still function as an output enable/ disable for the RF1 and RF2 pins while in this mode.
Output
22.3.1
EXTERNAL REFERENCE SIGNAL
The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4>). Note 1: When reading the PORT register, all pins configured as analog inputs will read as 0. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification. 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.
When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSS and VDD and can be applied to either pin of the comparator(s).
Preliminary
DS39762C-page 337
PIC18F97J60 FAMILY
FIGURE 22-3: COMPARATOR OUTPUT BLOCK DIAGRAM
MULTIPLEX
Port pins
To CxOUT pin D CxINV EN Q Bus Data
Read CMCON
D EN Reset
Q CL From Other Comparator
Set CMIF bit
22.6
Comparator Interrupts
22.7
The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a 1 to this register, a simulated interrupt may be initiated. Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs. Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR2 register) interrupt flag may not get set.
Comparator Operation During Sleep
When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional, if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM2:CM0 = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.
22.8
Effects of a Reset
The user, in the Interrupt Service Routine, can clear the interrupt in the following manner: a) b) Any read or write of CMCON will end the mismatch condition. Clear flag bit, CMIF.
A device Reset forces the CMCON register to its Reset state, causing the comparator modules to be turned off (CM2:CM0 = 111). However, the input pins (RF3 through RF6) are configured as analog inputs by default on device Reset. The I/O configuration for these pins is determined by the setting of the PCFG3:PCFG0 bits (ADCON1<3:0>). Therefore, device current is minimized when analog inputs are present at Reset time.
A mismatch condition will continue to set flag bit, CMIF. Reading CMCON will end the mismatch condition and allow flag bit, CMIF, to be cleared.
DS39762C-page 338
Preliminary
PIC18F97J60 FAMILY
22.9 Analog Input Connection Considerations
range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.
A simplified circuit for an analog input is shown in Figure 22-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this
FIGURE 22-4:
COMPARATOR ANALOG INPUT MODEL

VDD RS < 10k AIN VT = 0.6V RIC
Comparator Input
VA
CPIN 5 pF
VT = 0.6V
ILEAKAGE 500 nA
VSS Legend: CPIN VT ILEAKAGE RIC RS VA = = = = = = Input Capacitance Threshold Voltage Leakage Current at the pin due to various junctions Interconnect Resistance Source Impedance Analog Voltage
TABLE 22-1:
Name INTCON PIR2 PIE2 IPR2 CMCON CVRCON PORTF TRISF
REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Bit 7 Bit 6 Bit 5 TMR0IE ETHIF ETHIE ETHIP C2INV CVRR RF5 TRISF5 Bit 4 INT0IE r r r C1INV CVRSS RF4 TRISF4 Bit 3 RBIE BCL1IF BCL1IE BCL1IP CIS CVR3 RF3 TRISF3 Bit 2 TMR0IF CM2 CVR2 RF2 TRISF2 Bit 1 INT0IF TMR3IF TMR3IE TMR3IP CM1 CVR1 RF1 TRISF1 Bit 0 RBIF CCP2IF CCP2IE CCP2IP CM0 CVR0 RF0 TRISF0 Reset Values on Page: 59 61 61 61 60 60 62 61
GIE/GIEH PEIE/GIEL OSCFIF OSCFIE OSCFIP C2OUT CVREN RF7 TRISF7 CMIF CMIE CMIP C1OUT CVROE RF6 TRISF6
Legend: = unimplemented, read as 0, r = reserved. Shaded cells are not used by the comparator module.
Preliminary
DS39762C-page 339
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 340
Preliminary
PIC18F97J60 FAMILY
23.0 COMPARATOR VOLTAGE REFERENCE MODULE
is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF selection bits (CVR3:CVR0), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows: If CVRR = 1: CVREF = ((CVR3:CVR0)/24) x (CVRSRC) If CVRR = 0: CVREF = (CVRSRC/4) + ((CVR3:CVR0)/32) x (CVRSRC) The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>). The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 27-3 in Section 27.0 Electrical Characteristics).
The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them. A block diagram of the module is shown in Figure 23-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The modules supply reference can be provided from either device VDD/VSS or an external voltage reference.
23.1
Configuring the Comparator Voltage Reference
The voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used
REGISTER 23-1:
R/W-0 CVREN bit 7 Legend: R = Readable bit -n = Value at POR bit 7
CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

R/W-0 R/W-0 CVRR R/W-0 CVRSS R/W-0 CVR3 R/W-0 CVR2 R/W-0 CVR1 R/W-0 CVR0 bit 0
CVROE(1)
CVREN: Comparator Voltage Reference Enable bit 1 = CVREF circuit powered on 0 = CVREF circuit powered down CVROE: Comparator VREF Output Enable bit(1) 1 = CVREF voltage level is also output on the RF5/AN10/CVREF pin 0 = CVREF voltage is disconnected from the RF5/AN10/CVREF pin CVRR: Comparator VREF Range Selection bit 1 = 0 to 0.667 CVRSRC, with CVRSRC/24 step size (low range) 0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size (high range) CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source, CVRSRC = (VREF+) (VREF-) 0 = Comparator reference source, CVRSRC = VDD VSS CVR3:CVR0: Comparator VREF Value Selection bits (0 (CVR3:CVR0) 15) When CVRR = 1: CVREF = ((CVR3:CVR0)/24) (CVRSRC) When CVRR = 0: CVREF = (CVRSRC/4) + ((CVR3:CVR0)/32) (CVRSRC) CVROE overrides the TRISF<5> bit setting.
bit 6
bit 5
bit 4
bit 3-0
Note 1:
Preliminary
DS39762C-page 341
PIC18F97J60 FAMILY
FIGURE 23-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM
VREF+ VDD CVRSS = 1
CVRSS = 0
8R CVR3:CVR0 R R R 16-to-1 MUX R 16 Steps
CVREN
CVREF
R R R CVRR VREFCVRSS = 1
8R
CVRSS = 0
23.2
Comparator Voltage Reference Accuracy/Error
23.4
Effects of a Reset
The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 23-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in Section 27.0 Electrical Characteristics.
A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>), and selects the highvoltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.
23.5
Connection Considerations
23.3
Operation During Sleep
When the device wakes up from Sleep through an interrupt, or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.
The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RF5 pin if the CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RF5 as a digital output with CVRSS enabled will also increase current consumption. The RF5 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 23-2 shows an example buffering technique.
DS39762C-page 342
Preliminary
PIC18F97J60 FAMILY
FIGURE 23-2: COMPARATOR VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE
PIC18FXXJ6X
CVREF Module R(1) Voltage Reference Output Impedance RF5 + CVREF Output
Note 1:
R is dependent upon the comparator voltage reference configuration bits, CVRCON<5> and CVRCON<3:0>.
TABLE 23-1:
Name CVRCON CMCON TRISF
REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Bit 7 CVREN C2OUT TRISF7 Bit 6 CVROE C1OUT TRISF6 Bit 5 CVRR C2INV TRISF5 Bit 4 CVRSS C1INV TRISF4 Bit 3 CVR3 CIS TRISF3 Bit 2 CVR2 CM2 TRISF2 Bit 1 CVR1 CM1 TRISF1 Bit 0 CVR0 CM0 TRISF0 Reset Values on Page: 60 60 61
Legend: = unimplemented, read as 0. Shaded cells are not used with the comparator voltage reference module.
Preliminary
DS39762C-page 343
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 344
Preliminary
PIC18F97J60 FAMILY
24.0 SPECIAL FEATURES OF THE CPU
24.1.1 CONSIDERATIONS FOR CONFIGURING THE PIC18F97J60 FAMILY DEVICES
PIC18F97J60 family devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are: Oscillator Selection Resets: - Power-on Reset (POR) - Power-up Timer (PWRT) - Oscillator Start-up Timer (OST) - Brown-out Reset (BOR) Interrupts Watchdog Timer (WDT) Fail-Safe Clock Monitor Two-Speed Start-up Code Protection In-Circuit Serial Programming The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in Section 2.0 Oscillator Configurations. A complete discussion of device Resets and interrupts is available in previous sections of this data sheet. In addition to their Power-up and Oscillator Start-up Timers provided for Resets, the PIC18F97J60 family of devices has a configurable Watchdog Timer which is controlled in software. The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up while the primary clock source completes its start-up delays. All of these features are enabled and configured by setting the appropriate Configuration register bits.
Devices of the PIC18F97J60 family do not use persistent memory registers to store configuration information. The configuration bytes are implemented as volatile memory which means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the four words at the top of the on-chip program memory space, known as the Flash Configuration Words, which are located in the program memory space as shown in Table 5-1. The Configuration Words are stored in the same order shown in Table 24-1, with CONFIG1L at the lowest address and CONFIG3H at the highest. The data is automatically loaded in the proper Configuration registers during device power-up. When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled. The volatile memory cells used for the Configuration bits always reset to 1 on Power-on Resets. For all other types of Reset events, the previously programmed values are maintained and used without reloading from program memory. The four Most Significant bits of CONFIG1H, CONFIG2H and CONFIG3H in program memory should also be 1111. This makes these Configuration Words appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing 1s to these locations has no effect on device operation. To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.
24.1
Configuration Bits
The Configuration bits can be programmed (read as 0) or left unprogrammed (read as 1) to select various device configurations. These bits are mapped starting at program memory location 300000h. A complete list is shown in Table 24-1. A detailed explanation of the various bit functions is provided in Register 24-1 through Register 24-8.
Preliminary
DS39762C-page 345
PIC18F97J60 FAMILY
TABLE 24-1:
File Name 300000h 300001h 300002h 300003h 300004h 300005h CONFIG1L CONFIG1H CONFIG2L CONFIG2H CONFIG3L CONFIG3H
CONFIGURATION BITS AND DEVICE IDs

Bit 7 DEBUG
(2)
Bit 6 XINST
(2)
Bit 5 STVREN
(2)
Bit 4
(2)
Bit 3
(3)
Bit 2 CP0 FOSC2 WDTPS2 REV2 DEV5
Bit 1 FOSC1 WDTPS1 REV1 DEV4
Bit 0 WDTEN FOSC0 WDTPS0 REV0 DEV3
Default/ Unprogrammed Value(1) 110- ---1 ---- 01-11-- -111 ---- 1111 1111 1--xxxx xxxx(6) xxxx xxxx(6)
IESO (2) WAIT(4) (2) DEV2 DEV10
FCMEN (2) BW(4) (2) DEV1 DEV9
(2) EMB1(4) (2) DEV0 DEV8
(2) (2) REV4 DEV7
WDTPS3 REV3 DEV6
EMB0(4) EASHFT(4)
ETHLED ECCPMX(5) CCP2MX(5) ---- -111
3FFFFEh DEVID1 3FFFFFh DEVID2 Legend: Note 1: 2: 3: 4: 5: 6:
x = unknown, u = unchanged, - = unimplemented. Shaded cells are unimplemented, read as 0. Values reflect the unprogrammed state as received from the factory and following Power-on Resets. In all other Reset states, the configuration bytes maintain their previously programmed states. The value of these bits in program memory should always be 1. This ensures that the location is executed as a NOP if it is accidentally executed. This bit should always be maintained as 0. Implemented on 100-pin devices only. Implemented on 80-pin and 100-pin devices only. See Register 24-7 and Register 24-8 for DEVID values. These registers are read-only and cannot be programmed by the user.
DS39762C-page 346
Preliminary
PIC18F97J60 FAMILY
REGISTER 24-1:
R/WO-1 DEBUG bit 7 Legend: R = Readable bit WO = Write-Once bit U = Unimplemented bit, read as 0 1 = Bit is set 0 = Bit is cleared -n = Value when device is unprogrammed bit 7
CONFIG1L: CONFIGURATION REGISTER 1 LOW (BYTE ADDRESS 300000h)

R/WO-0 STVREN U-0 U-0 U-0 U-0 R/WO-1 WDTEN bit 0
R/WO-1 XINST
DEBUG: Background Debugger Enable bit 1 = Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins 0 = Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug XINST: Extended Instruction Set Enable bit 1 = Instruction set extension and Indexed Addressing mode enabled 0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode) STVREN: Stack Overflow/Underflow Reset Enable bit 1 = Reset on stack overflow/underflow enabled 0 = Reset on stack overflow/underflow disabled Unimplemented: Read as 0 WDTEN: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled (control is placed on SWDTEN bit)
bit 6
bit 5
bit 4-1 bit 0
REGISTER 24-2:
U-0 (2) bit 7 Legend: R = Readable bit
CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

U-0 (2) U-0 (2) U-0 (2) U-0(1) R/WO-1 CP0 U-0 U-0 bit 0
WO = Write-Once bit
U = Unimplemented bit, read as 0 1 = Bit is set 0 = Bit is cleared
-n = Value when device is unprogrammed bit 7-3 bit 2 Unimplemented: Read as 0 CP0: Code Protection bit 1 = Program memory is not code-protected 0 = Program memory is code-protected Unimplemented: Read as 0
bit 1-0 Note 1: 2:
This bit should always be maintained as 0. The value of these bits in program memory should always be 1. This ensures that the location is executed as a NOP if it is accidentally executed.
Preliminary
DS39762C-page 347
PIC18F97J60 FAMILY
REGISTER 24-3:
R/WO-1 IESO bit 7 Legend: R = Readable bit WO = Write-Once bit U = Unimplemented bit, read as 0 1 = Bit is set 0 = Bit is cleared -n = Value when device is unprogrammed bit 7

U-0 U-0 U-0 R/WO-1 FOSC2 R/WO-1 FOSC1 R/WO-1 FOSC0 bit 0
R/WO-1 FCMEN
IESO: Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit 1 = Two-Speed Start-up enabled 0 = Two-Speed Start-up disabled FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled Unimplemented: Read as 0 FOSC2: Default/Reset System Clock Select bit 1 = Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00 0 = INTRC enabled as system clock when OSCCON<1:0> = 00 FOSC1:FOSC0: Oscillator Selection bits 11 = EC oscillator, PLL enabled and under software control, CLKO function on OSC2 10 = EC oscillator, CLKO function on OSC2 01 = HS oscillator, PLL enabled and under software control 00 = HS oscillator
bit 6
bit 5-3 bit 2
bit 1-0
DS39762C-page 348
Preliminary
PIC18F97J60 FAMILY
REGISTER 24-4:
U-0 (1) bit 7 Legend: R = Readable bit WO = Write-Once bit U = Unimplemented bit, read as 0 1 = Bit is set 0 = Bit is cleared -n = Value when device is unprogrammed bit 7-4 bit 3-0 Unimplemented: Read as 0 WDTPS3:WDTPS0: Watchdog Timer Postscale Select bits 1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1 The value of these bits in program memory should always be 1. This ensures that the location is executed as a NOP if it is accidentally executed.

U-0 (1) U-0 (1) U-0 (1) R/WO-1 WDTPS3 R/WO-1 WDTPS2 R/WO-1 WDTPS1 R/WO-1 WDTPS0 bit 0
Note 1:
Preliminary
DS39762C-page 349
PIC18F97J60 FAMILY
REGISTER 24-5:
R/WO-1 WAIT bit 7 Legend: R = Readable bit WO = Write-Once bit U = Unimplemented bit, read as 0 1 = Bit is set 0 = Bit is cleared -n = Value when device is unprogrammed bit 7
(1)

R/WO-1 EMB1
(1)
R/WO-1 BW
(1)
R/WO-1 EMB0
(1)
R/WO-1 EASHFT
(1)
U-0
U-0
U-0 bit 0
WAIT: External Bus Wait Enable bit(1) 1 = Wait states for operations on external memory bus disabled 0 = Wait states for operations on external memory bus enabled and selected by MEMCON<5:4> BW: Data Bus Width Select bit(1) 1 = 16-Bit Data Width mode 0 = 8-Bit Data Width mode EMB1:EMB0: External Memory Bus Configuration bits(1) 11 = Microcontroller mode, external bus disabled 10 = Extended Microcontroller mode,12-Bit Addressing mode 01 = Extended Microcontroller mode,16-Bit Addressing mode 00 = Extended Microcontroller mode, 20-Bit Addressing mode EASHFT: External Address Bus Shift Enable bit(1) 1 = Address shifting enabled; address on external bus is offset to start at 000000h 0 = Address shifting disabled; address on external bus reflects the PC value Unimplemented: Read as 0 Implemented on 100-pin devices only.
bit 6
bit 5-4
bit 3
bit 2-0 Note 1:
DS39762C-page 350
Preliminary
PIC18F97J60 FAMILY
REGISTER 24-6:
U-0 bit 7 Legend: R = Readable bit WO = Write-Once bit U = Unimplemented bit, read as 0 1 = Bit is set 0 = Bit is cleared -n = Value when device is unprogrammed bit 7-3 bit 2 Unimplemented: Read as 0 ETHLED: Ethernet LED Enable bit 1 = RA0/RA1 are multiplexed with LEDA/LEDB when the Ethernet module is enabled and function as I/O when the Ethernet is disabled 0 = RA0/RA1 function as I/O regardless of Ethernet module status ECCPMX: ECCP MUX bit(2) 1 = ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3 0 = ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4 CCP2MX: ECCP2 MUX bit(2) 1 = ECCP2/P2A is multiplexed with RC1 0 = ECCP2/P2A is multiplexed with RE7 in Microcontroller mode (80-pin and 100-pin devices) or with RB3 in Extended Microcontroller mode (100-pin devices only) The value of these bits in program memory should always be 1. This ensures that the location is executed as a NOP if it is accidentally executed. Implemented on 80-pin and 100-pin devices only.
(1)

U-0
(1)
U-0
(1)
U-0
(1)
U-0
R/WO-1 ETHLED
R/WO-1 ECCPMX
(2)
R/WO-1 CCP2MX(2) bit 0
bit 1
bit 0
Note 1: 2:
Preliminary
DS39762C-page 351
PIC18F97J60 FAMILY
REGISTER 24-7:
R DEV2 bit 7 Legend: R = Read-only bit P = Programmable bit U = Unimplemented bit, read as 0 u = Unchanged from programmed state -n = Value when device is unprogrammed bit 7-5 bit 4-0 DEV2:DEV0: Device ID bits See Register 24-8 for a complete listing. REV4:REV0: Revision ID bits These bits are used to indicate the device revision.
DEVID1: DEVICE ID REGISTER 1 FOR PIC18F97J60 FAMILY DEVICES

R R DEV0 R REV4 R REV3 R REV2 R REV1 R REV0 bit 0
DEV1
REGISTER 24-8:
R DEV10 bit 7 Legend: R = Read-only bit
DEVID2: DEVICE ID REGISTER 2 FOR PIC18F97J60 FAMILY DEVICES

R R DEV8 R DEV7 R DEV6 R DEV5 R DEV4 R DEV3 bit 0
DEV9
P = Programmable bit
U = Unimplemented bit, read as 0 u = Unchanged from programmed state
-n = Value when device is unprogrammed bit 7-0 DEV10:DEV3: Device ID bits: DEV10:DEV3 (DEVID2<7:0>) 0001 1000 0001 1111 0001 1111 0001 1000 0001 1111 0001 1111 0001 1000 0001 1111 0001 1111
DEV2:DEV0 (DEVID1<7:5>) 000 000 001 001 010 011 010 100 101
Device PIC18F66J60 PIC18F66J65 PIC18F67J60 PIC18F86J60 PIC18F86J65 PIC18F87J60 PIC18F96J60 PIC18F96J65 PIC18F97J60
DS39762C-page 352
Preliminary
PIC18F97J60 FAMILY
24.2 Watchdog Timer (WDT)
For PIC18F97J60 family devices, the WDT is driven by the INTRC oscillator. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator. The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexor, controlled by the WDTPS bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared whenever a SLEEP or CLRWDT instruction is executed, or a clock failure (primary or Timer1 oscillator) has occurred. Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed. 2: When a CLRWDT instruction is executed, the postscaler count will be cleared.
24.2.1
CONTROL REGISTER
The WDTCON register (Register 24-9) is a readable and writable register. The SWDTEN bit enables or disables WDT operation. This allows software to override the WDTEN Configuration bit and enable the WDT only if it has been disabled by the Configuration bit.
FIGURE 24-1:
SWDTEN
WDT BLOCK DIAGRAM

Enable WDT INTRC Control 128 Wake-up from Power-Managed Modes Programmable Postscaler 1:1 to 1:32,768 WDT 4 Reset WDT Reset
WDT Counter INTRC Oscillator
CLRWDT All Device Resets WDTPS3:WDTPS0 Sleep
REGISTER 24-9:
WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 SWDTEN(1) bit 0
Unimplemented: Read as 0 SWDTEN: Software Controlled Watchdog Timer Enable bit(1) 1 = Watchdog Timer is on 0 = Watchdog Timer is off This bit has no effect if the Configuration bit, WDTEN, is enabled.
Note 1:
TABLE 24-2:
Name RCON WDTCON
SUMMARY OF WATCHDOG TIMER REGISTERS

Bit 7 IPEN Bit 6 Bit 5 CM Bit 4 RI Bit 3 TO Bit 2 PD Bit 1 POR Bit 0 BOR SWDTEN Reset Values on Page: 60 60
Legend: = unimplemented, read as 0. Shaded cells are not used by the Watchdog Timer.
Preliminary
DS39762C-page 353
PIC18F97J60 FAMILY
24.3 On-Chip Voltage Regulator
FIGURE 24-2:
All of the PIC18F97J60 family devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC18F97J60 family incorporate an on-chip regulator that allows the device to run its core logic from VDD. The regulator is controlled by the ENVREG pin. Tying VDD to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR filter capacitor must be connected to the VDDCORE/VCAP pin (Figure 24-2). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Section 27.3 DC Characteristics: PIC18F97J60 Family (Industrial). If ENVREG is tied to VSS, the regulator is disabled. In this case, separate power for the core logic, at a nominal 2.5V, must be supplied to the device on the VDDCORE/VCAP pin to run the I/O pins at higher voltage levels, typically 3.3V. Alternatively, the VDDCORE/VCAP and VDD pins can be tied together to operate at a lower nominal voltage. Refer to Figure 24-2 for possible configurations.
CONNECTIONS FOR THE ON-CHIP REGULATOR
Regulator Enabled (ENVREG tied to VDD): 3.3V PIC18FXXJ6X VDD ENVREG VDDCORE/VCAP CF VSS
Regulator Disabled (ENVREG tied to ground): (VDD > VDDCORE) 2.5V(1) 3.3V(1) PIC18FXXJ6X VDD ENVREG VDDCORE/VCAP VSS
24.3.1
ON-CHIP REGULATOR AND BOR

(VDD = VDDCORE) 2.5V(1)
When the on-chip regulator is enabled, PIC18F97J60 family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<0>). The operation of the BOR is described in more detail in Section 4.4 Brown-out Reset (BOR) and Section 4.4.1 Detecting BOR. The Brown-out Reset voltage levels are specific in Section 27.1 DC Characteristics: Supply Voltage.
PIC18FXXJ6X VDD ENVREG VDDCORE/VCAP VSS
24.3.2
POWER-UP REQUIREMENTS
The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VDDCORE must never exceed VDD by 0.3 volts.
Note 1:
These are typical operating voltages. Refer to Section 27.1 DC Characteristics: Supply Voltage for the full operating ranges of VDD and VDDCORE.
DS39762C-page 354
Preliminary
PIC18F97J60 FAMILY
24.4 Two-Speed Start-up
The Two-Speed Start-up feature helps to minimize the latency period, from oscillator start-up to code execution, by allowing the microcontroller to use the INTRC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO Configuration bit. Two-Speed Start-up should be enabled only if the primary oscillator mode is HS or HSPLL (Crystal-Based) modes. Since the EC and ECPLL modes do not require an Oscillator Start-up Timer delay, Two-Speed Start-up should be disabled. When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode. In all other power-managed modes, Two-Speed Start-up is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.
24.4.1
SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP
While using the INTRC oscillator in Two-Speed Start-up, the device still obeys the normal command sequences for entering power-managed modes, including serial SLEEP instructions (refer to Section 3.1.4 Multiple Sleep Commands). In practice, this means that user code can change the SCS1:SCS0 bit settings, or issue SLEEP instructions, before the OST times out. This would allow an application to briefly wake-up, perform routine housekeeping tasks and return to Sleep before the device starts to operate from the primary oscillator. User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.
FIGURE 24-3:
TIMING TRANSITION FOR TWO-SPEED START-UP (INTRC TO HSPLL)

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3
INTRC OSC1 TOST(1) PLL Clock Output CPU Clock Peripheral Clock Program Counter PC PC + 2 OSTS bit Set PC + 4 PC + 6 TPLL(1) 1 2 n-1 n
Clock Transition
Wake from Interrupt Event Note 1:
TOST = 1024 TOSC; TPLL = 2 ms (approx). These intervals are not shown to scale.
Preliminary
DS39762C-page 355
PIC18F97J60 FAMILY
24.5 Fail-Safe Clock Monitor
The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit. When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 24-4) is accomplished by creating a sample clock signal which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source but cleared on the rising edge of the sample clock. During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 3.1.4 Multiple Sleep Commands and Section 24.4.1 Special Considerations for Using Two-Speed Start-up for more details. The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.
24.5.1
FSCM AND THE WATCHDOG TIMER
FIGURE 24-4:
FSCM BLOCK DIAGRAM

Clock Monitor Latch (CM) (edge-triggered)
Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled. As already noted, the clock source is switched to the INTRC clock when a clock failure is detected. This may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.
Peripheral Clock
INTRC Source (32 s)
64 488 Hz (2.048 ms)
24.5.2
Clock Failure Detected
EXITING FAIL-SAFE OPERATION
Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 24-5). This causes the following: the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>); the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source this is the fail-safe condition); and the WDT is reset.
The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 2H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTRC oscillator provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock. The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTRC oscillator. The OSCCON register will remain in its Reset state until a power-managed mode is entered.
DS39762C-page 356
Preliminary
PIC18F97J60 FAMILY
FIGURE 24-5:
Sample Clock Device Clock Output CM Output (Q) OSCFIF Failure Detected Oscillator Failure
FSCM TIMING DIAGRAM
CM Test Note:
CM Test
CM Test
The device clock is normally at a much higher frequency than the sample clock. The relative frequencies in this example have been chosen for clarity.
24.5.3
FSCM INTERRUPTS IN POWER-MANAGED MODES
By entering a power-managed mode, the clock multiplexor selects the clock source selected by the OSCCON register. Fail-Safe Monitoring of the power-managed clock source resumes in the power-managed mode. If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTRC multiplexor. An automatic transition back to the failed clock source will not occur. If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTRC source.
For HS or HSPLL modes, the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FSCM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source. Note: The same logic that prevents false oscillator failure interrupts on POR, or wake from Sleep, will also prevent the detection of the oscillators failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.
24.5.4
POR OR WAKE-UP FROM SLEEP
The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is either EC or INTRC, monitoring can begin immediately following these events.
As noted in Section 24.4.1 Special Considerations for Using Two-Speed Start-up, it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new power-managed mode is selected, the primary clock is disabled.
Preliminary
DS39762C-page 357
PIC18F97J60 FAMILY
24.6 Program Verification and Code Protection 24.7 In-Circuit Serial Programming
PIC18F97J60 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.
For all devices in the PIC18F97J60 family, the on-chip program memory space is treated as a single block. Code protection for this block is controlled by one Configuration bit, CP0. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.
24.6.1
CONFIGURATION REGISTER PROTECTION
The Configuration registers are protected against untoward changes or reads in two ways. The primary protection is the write-once feature of the Configuration bits which prevents reconfiguration once the bit has been programmed during a power cycle. To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset. The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the CP0 bit is programmed (cleared), the source data for device configuration is also protected as a consequence.
24.8
In-Circuit Debugger
When the DEBUG Configuration bit is programmed to a 0, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 24-3 shows which resources are required by the background debugger.
TABLE 24-3:
I/O pins: Stack:
DEBUGGER RESOURCES
RB6, RB7 2 levels 512 bytes 10 bytes
Program Memory: Data Memory:
DS39762C-page 358
Preliminary
PIC18F97J60 FAMILY
25.0 INSTRUCTION SET SUMMARY
The PIC18F97J60 family of devices incorporates the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section. The literal instructions may use some of the following operands: A literal value to be loaded into a file register (specified by k) The desired FSR register to load the literal value into (specified by f) No operand required (specified by ) The control instructions may use some of the following operands: A program memory address (specified by n) The mode of the CALL or RETURN instructions (specified by s) The mode of the table read and table write instructions (specified by m) No operand required (specified by ) All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are 1s. If this second word is executed as an instruction (by itself), it will execute as a NOP. All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. The double-word instructions execute in two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 s. Two-word branch instructions (if true) would take 3 s. Figure 25-1 shows the general formats that the instructions can have. All examples use the convention nnh to represent a hexadecimal number. The Instruction Set Summary, shown in Table 25-2, lists the standard instructions recognized by the Microchip MPASMTM Assembler. Section 25.1.1 Standard Instruction Set provides a description of each instruction.
25.1
Standard Instruction Set
The standard PIC18 instruction set adds many enhancements to the previous PIC MCU instruction sets, while maintaining an easy migration from these PIC MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations. Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories: Byte-oriented operations Bit-oriented operations Literal operations Control operations
The PIC18 instruction set summary in Table 25-2 lists byte-oriented, bit-oriented, literal and control operations. Table 25-1 shows the opcode field descriptions. Most byte-oriented instructions have three operands: 1. 2. 3. The file register (specified by f) The destination of the result (specified by d) The accessed memory (specified by a)
The file register designator f specifies which file register is to be used by the instruction. The destination designator d specifies where the result of the operation is to be placed. If d is zero, the result is placed in the WREG register. If d is one, the result is placed in the file register specified in the instruction. All bit-oriented instructions have three operands: 1. 2. 3. The file register (specified by f) The bit in the file register (specified by b) The accessed memory (specified by a)
The bit field designator b selects the number of the bit affected by the operation, while the file register designator f represents the number of the file in which the bit is located.
Preliminary
DS39762C-page 359
PIC18F97J60 FAMILY
TABLE 25-1:
Field a
OPCODE FIELD DESCRIPTIONS

Description RAM access bit: a = 0: RAM location in Access RAM (BSR register is ignored) a = 1: RAM bank is specified by BSR register Bit address within an 8-bit file register (0 to 7). Bank Select Register. Used to select the current RAM bank. ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative. Destination select bit: d = 0: store result in WREG d = 1: store result in file register f Destination: either the WREG register or the specified register file location. 8-bit Register file address (00h to FFh), or 2-bit FSR designator (0h to 3h). 12-bit Register file address (000h to FFFh). This is the source address. 12-bit Register file address (000h to FFFh). This is the destination address. Global Interrupt Enable bit. Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value). Label name. The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions: No Change to register (such as TBLPTR with table reads and writes) Post-Increment register (such as TBLPTR with table reads and writes) Post-Decrement register (such as TBLPTR with table reads and writes) Pre-Increment register (such as TBLPTR with table reads and writes) The relative address (2s complement number) for relative branch instructions or the direct address for Call/Branch and Return instructions. Program Counter. Program Counter Low Byte. Program Counter High Byte. Program Counter High Byte Latch. Program Counter Upper Byte Latch. Power-Down bit. Product of Multiply High Byte. Product of Multiply Low Byte. Fast Call/Return mode select bit: s = 0: do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode) 21-bit Table Pointer (points to a program memory location). 8-bit Table Latch. Time-out bit. Top-of-Stack. Unused or Unchanged. Watchdog Timer. Working register (accumulator). Dont care (0 or 1). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools. 7-bit offset value for indirect addressing of register files (source). 7-bit offset value for indirect addressing of register files (destination).
bbb BSR C, DC, Z, OV, N d
dest f fs fd GIE k label mm * *+ *+* n PC PCL PCH PCLATH PCLATU PD PRODH PRODL s
TBLPTR TABLAT TO TOS u WDT WREG x zs zd { } [text] (text) [expr]<n> < > italics
Optional argument. Indicates an indexed address. The contents of text. Specifies bit n of the register indicated by the pointer expr. Assigned to. Register bit field. In the set of. User-defined term (font is Courier New).
DS39762C-page 360
Preliminary
PIC18F97J60 FAMILY
FIGURE 25-1: GENERAL FORMAT FOR INSTRUCTIONS
Byte-oriented file register operations 15 10 OPCODE 9 d 8 7 a f (FILE #) 0 ADDWF MYREG, W, B Example Instruction
d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Byte to Byte move operations (2-word) 15 15 1111 12 11 f (Source FILE #) 0 f (Destination FILE #) 12 11 0 MOVFF MYREG1, MYREG2 OPCODE
f = 12-bit file register address Bit-oriented file register operations 15 12 11 9 8 7 f (FILE #) 0 BSF MYREG, bit, B OPCODE b (BIT #) a
b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Literal operations 15 OPCODE k = 8-bit immediate value Control operations CALL, GOTO and Branch operations 15 OPCODE 15 1111 12 11 n<19:8> (literal) 8 7 n<7:0> (literal) 0 0 GOTO Label 8 7 k (literal) 0 MOVLW 7Fh
n = 20-bit immediate value 15 OPCODE 15 1111 S = Fast bit 15 OPCODE 15 OPCODE 8 7 n<7:0> (literal) 11 10 n<10:0> (literal) 0 BC MYFUNC 0 BRA MYFUNC 12 11 n<19:8> (literal) 8 7 S n<7:0> (literal) 0 0 CALL MYFUNC
Preliminary
DS39762C-page 361
PIC18F97J60 FAMILY
TABLE 25-2:
Mnemonic, Operands
PIC18F97J60 FAMILY INSTRUCTION SET

Description Cycles 16-Bit Instruction Word MSb LSb Status Affected Notes
BYTE-ORIENTED OPERATIONS ADDWF ADDWFC ANDWF CLRF COMF CPFSEQ CPFSGT CPFSLT DECF DECFSZ DCFSNZ INCF INCFSZ INFSNZ IORWF MOVF MOVFF MOVWF MULWF NEGF RLCF RLNCF RRCF RRNCF SETF SUBFWB f, d, a f, d, a f, d, a f, a f, d, a f, a f, a f, a f, d, a f, d, a f, d, a f, d, a f, d, a f, d, a f, d, a f, d, a fs, fd f, a f, a f, a f, d, a f, d, a f, d, a f, d, a f, a f, d, a Add WREG and f Add WREG and Carry bit to f AND WREG with f Clear f Complement f Compare f with WREG, skip = Compare f with WREG, skip > Compare f with WREG, skip < Decrement f Decrement f, Skip if 0 Decrement f, Skip if Not 0 Increment f Increment f, Skip if 0 Increment f, Skip if Not 0 Inclusive OR WREG with f Move f Move fs (source) to 1st word fd (destination) 2nd word Move WREG to f Multiply WREG with f Negate f Rotate Left f through Carry Rotate Left f (No Carry) Rotate Right f through Carry Rotate Right f (No Carry) Set f Subtract f from WREG with borrow Subtract WREG from f Subtract WREG from f with borrow Swap nibbles in f Test f, skip if 0 Exclusive OR WREG with f 1 1 1 1 1 1 (2 or 3) 1 (2 or 3) 1 (2 or 3) 1 1 (2 or 3) 1 (2 or 3) 1 1 (2 or 3) 1 (2 or 3) 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 (2 or 3) 1 0010 0010 0001 0110 0001 0110 0110 0110 0000 0010 0100 0010 0011 0100 0001 0101 1100 1111 0110 0000 0110 0011 0100 0011 0100 0110 0101 0101 0101 0011 0110 0001 01da 00da 01da 101a 11da 001a 010a 000a 01da 11da 11da 10da 11da 10da 00da 00da ffff ffff 111a 001a 110a 01da 01da 00da 00da 100a 01da 11da 10da 10da 011a 10da ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff C, DC, Z, OV, N C, DC, Z, OV, N Z, N Z Z, N None None None C, DC, Z, OV, N None None C, DC, Z, OV, N None None Z, N Z, N None 1, 2 1, 2 1,2 2 1, 2 4 4 1, 2 1, 2, 3, 4 1, 2, 3, 4 1, 2 1, 2, 3, 4 4 1, 2 1, 2 1
None None 1, 2 C, DC, Z, OV, N C, Z, N 1, 2 Z, N C, Z, N Z, N None 1, 2 C, DC, Z, OV, N
f, d, a SUBWF SUBWFB f, d, a SWAPF TSTFSZ XORWF Note 1: f, d, a f, a f, d, a
ffff C, DC, Z, OV, N 1, 2 ffff C, DC, Z, OV, N ffff None ffff None ffff Z, N 4 1, 2
2: 3: 4:
When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is 1 for a pin configured as input and is driven low by an external device, the data will be written back with a 0. If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned. If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP. Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.
DS39762C-page 362
Preliminary
PIC18F97J60 FAMILY
TABLE 25-2:
Mnemonic, Operands
PIC18F97J60 FAMILY INSTRUCTION SET (CONTINUED)

BIT-ORIENTED OPERATIONS BCF BSF BTFSC BTFSS BTG BC BN BNC BNN BNOV BNZ BOV BRA BZ CALL f, b, a f, b, a f, b, a f, b, a f, b, a n n n n n n n n n n, s Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set Bit Toggle f Branch if Carry Branch if Negative Branch if Not Carry Branch if Not Negative Branch if Not Overflow Branch if Not Zero Branch if Overflow Branch Unconditionally Branch if Zero Call subroutine 1st word 2nd word Clear Watchdog Timer Decimal Adjust WREG Go to address 1st word 2nd word No Operation No Operation Pop top of return stack (TOS) Push top of return stack (TOS) Relative Call Software device Reset Return from interrupt enable Return with literal in WREG Return from Subroutine Go into Standby mode 1 1 1 (2 or 3) 1 (2 or 3) 1 1 (2) 1 (2) 1 (2) 1 (2) 1 (2) 1 (2) 1 (2) 2 1 (2) 2 1 1 2 1 1 1 1 2 1 2 2 2 1 1001 1000 1011 1010 0111 1110 1110 1110 1110 1110 1110 1110 1101 1110 1110 1111 0000 0000 1110 1111 0000 1111 0000 0000 1101 0000 0000 0000 0000 0000 bbba bbba bbba bbba bbba 0010 0110 0011 0111 0101 0001 0100 0nnn 0000 110s kkkk 0000 0000 1111 kkkk 0000 xxxx 0000 0000 1nnn 0000 0000 1100 0000 0000 ffff ffff ffff ffff ffff nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn kkkk kkkk 0000 0000 kkkk kkkk 0000 xxxx 0000 0000 nnnn 1111 0001 kkkk 0001 0000 ffff ffff ffff ffff ffff nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn kkkk kkkk 0100 0111 kkkk kkkk 0000 xxxx 0110 0101 nnnn 1111 000s None None None None None None None None None None None None None None None TO, PD C None 1, 2 1, 2 3, 4 3, 4 1, 2
CONTROL OPERATIONS
CLRWDT DAW GOTO n NOP NOP POP PUSH RCALL RESET RETFIE RETLW RETURN SLEEP Note 1: n s k s
None None None None None All GIE/GIEH, PEIE/GIEL kkkk None 001s None 0011 TO, PD
2: 3: 4:
Preliminary
DS39762C-page 363
PIC18F97J60 FAMILY
TABLE 25-2:
Mnemonic, Operands LITERAL OPERATIONS ADDLW ANDLW IORLW LFSR MOVLB MOVLW MULLW RETLW SUBLW XORLW TBLRD* TBLRD*+ TBLRD*TBLRD+* TBLWT* TBLWT*+ TBLWT*TBLWT+* Note 1: k k k f, k k k k k k k Add literal and WREG AND literal with WREG Inclusive OR literal with WREG Move literal (12-bit) 2nd word to FSR(f) 1st word Move literal to BSR<3:0> Move literal to WREG Multiply literal with WREG Return with literal in WREG Subtract WREG from literal Exclusive OR literal with WREG Table Read Table Read with post-increment Table Read with post-decrement Table Read with pre-increment Table Write Table Write with post-increment Table Write with post-decrement Table Write with pre-increment 1 1 1 2 1 1 1 2 1 1 2 0000 0000 0000 1110 1111 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 1111 1011 1001 1110 0000 0001 1110 1101 1100 1000 1010 0000 0000 0000 0000 0000 0000 0000 0000 kkkk kkkk kkkk 00ff kkkk 0000 kkkk kkkk kkkk kkkk kkkk 0000 0000 0000 0000 0000 0000 0000 0000 kkkk kkkk kkkk kkkk kkkk kkkk kkkk kkkk kkkk kkkk kkkk 1000 1001 1010 1011 1100 1101 1110 1111 C, DC, Z, OV, N Z, N Z, N None None None None None C, DC, Z, OV, N Z, N None None None None None None None None
PIC18F97J60 FAMILY INSTRUCTION SET (CONTINUED)

DATA MEMORY PROGRAM MEMORY OPERATIONS
2: 3: 4:
DS39762C-page 364
Preliminary
PIC18F97J60 FAMILY
25.1.1
ADDLW Syntax: Operands: Operation: Status Affected: Encoding: Description:
STANDARD INSTRUCTION SET

ADD Literal to W ADDLW 0 k 255 (W) + k W N, OV, C, DC, Z 0000 1111 kkkk kkkk The contents of W are added to the 8-bit literal k and the result is placed in W. 1 1 Q1 Q2 Read literal k ADDLW Q3 Process Data 15h Q4 Write to W Operation: Status Affected: Encoding: Description: k ADDWF Syntax: Operands: ADD W to f ADDWF 0 f 255 d [0,1] a [0,1] (W) + (f) dest N, OV, C, DC, Z 0010 01da ffff ffff Add W to register f. If d is 0, the result is stored in W. If d is 1, the result is stored back in register f (default). If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read register f ADDWF 17h 0C2h 0D9h 0C2h Q3 Process Data REG, 0, 0 Q4 Write to destination 1 1 f {,d {,a}}
Words: Cycles: Q Cycle Activity: Decode
Example:
Before Instruction W = 10h After Instruction W = 25h
Example:
Before Instruction W = REG = After Instruction W = REG =
Note:
All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).
Preliminary
DS39762C-page 365
PIC18F97J60 FAMILY
ADDWFC Syntax: Operands: ADD W and Carry bit to f ADDWFC 0 f 255 d [0,1] a [0,1] (W) + (f) + (C) dest N,OV, C, DC, Z 0010 00da ffff ffff Add W, the Carry flag and data memory location f. If d is 0, the result is placed in W. If d is 1, the result is placed in data memory location f. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read register f ADDWFC 1 02h 4Dh 0 02h 50h Q3 Process Data REG, 0, 1 Q4 Write to destination 1 1 f {,d {,a}} ANDLW Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read literal k ANDLW A3h 03h Q3 Process Data 05Fh Q4 Write to W AND Literal with W ANDLW 0 k 255 (W) .AND. k W N, Z 0000 1011 kkkk kkkk The contents of W are ANDed with the 8-bit literal k. The result is placed in W. 1 1 k
Operation: Status Affected: Encoding: Description:
Example:
Before Instruction W = After Instruction W =
Example:
Before Instruction Carry bit = REG = W = After Instruction Carry bit = REG = W =
DS39762C-page 366
Preliminary
PIC18F97J60 FAMILY
ANDWF Syntax: Operands: AND W with f ANDWF 0 f 255 d [0,1] a [0,1] (W) .AND. (f) dest N, Z 0001 01da ffff ffff The contents of W are ANDed with register f. If d is 0, the result is stored in W. If d is 1, the result is stored back in register f (default). If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read register f ANDWF 17h C2h 02h C2h Q3 Process Data REG, 0, 0 Q4 Write to destination 1 1 No operation If No Jump: Q1 Decode Q2 Read literal n HERE = = = = = Q3 Process Data BC 5 Q4 No operation Words: Cycles: Q Cycle Activity: If Jump: Q1 Decode Q2 Read literal n No operation Q3 Process Data No operation Q4 Write to PC No operation f {,d {,a}} BC Syntax: Operands: Operation: Status Affected: Encoding: Description: Branch if Carry BC n
-128 n 127 if Carry bit is 1, (PC) + 2 + 2n PC None 1110 0010 nnnn nnnn If the Carry bit is 1, then the program will branch. The 2s complement number 2n is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. 1 1(2)
Example:
Example:
Before Instruction PC After Instruction If Carry PC If Carry PC
address (HERE) 1; address (HERE + 12) 0; address (HERE + 2)
Preliminary
DS39762C-page 367
PIC18F97J60 FAMILY
BCF Syntax: Operands: Bit Clear f BCF f, b {,a} BN Syntax: Operands: Operation: Status Affected: Encoding: bbba ffff ffff Description: Branch if Negative BN n
0 f 255 0b7 a [0,1] 0 f None 1001 Bit b in register f is cleared. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.
-128 n 127 if Negative bit is 1, (PC) + 2 + 2n PC None 1110 0110 nnnn nnnn If the Negative bit is 1, then the program will branch. The 2s complement number 2n is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.
Words: Cycles: Q Cycle Activity: If Jump: Q1 Decode
1 1(2)
Words: Cycles: Q Cycle Activity: Q1 Decode
1 1 Q2 Read register f BCF Q3 Process Data FLAG_REG, Q4 Write register f 7, 0
Q2 Read literal n No operation Q2 Read literal n HERE = = = = =
Q3 Process Data No operation Q3 Process Data BN Jump
Q4 Write to PC No operation Q4 No operation
No operation If No Jump: Q1 Decode
Example:
Before Instruction FLAG_REG = C7h After Instruction FLAG_REG = 47h
Example:
Before Instruction PC After Instruction If Negative PC If Negative PC
address (HERE) 1; address (Jump) 0; address (HERE + 2)
DS39762C-page 368
Preliminary
PIC18F97J60 FAMILY
BNC Syntax: Operands: Operation: Status Affected: Encoding: Description: Branch if Not Carry BNC n BNN Syntax: Operands: Operation: Status Affected: 0011 nnnn nnnn Encoding: Description: Branch if Not Negative BNN n
-128 n 127 if Carry bit is 0, (PC) + 2 + 2n PC None 1110 If the Carry bit is 0, then the program will branch. The 2s complement number 2n is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.
-128 n 127 if Negative bit is 0, (PC) + 2 + 2n PC None 1110 0111 nnnn nnnn If the Negative bit is 0, then the program will branch. The 2s complement number 2n is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.
Words: Cycles: Q Cycle Activity: If Jump: Q1 Decode No operation If No Jump: Q1 Decode
1 1(2)
Words: Cycles: Q Cycle Activity: If Jump: Q2 Q3 Process Data No operation Q3 Process Data BNC Jump Q4 Write to PC No operation Q4 No operation Q1 Decode No operation If No Jump: Q2 Q1 Decode
1 1(2)
Q3 Process Data No operation Q3 Process Data BNN Jump
Read literal n No operation
Read literal n HERE = = = = =
Example:
Example:
Before Instruction PC After Instruction If Carry PC If Carry PC
Before Instruction PC After Instruction If Negative PC If Negative PC
Preliminary
DS39762C-page 369
PIC18F97J60 FAMILY
BNOV Syntax: Operands: Operation: Status Affected: Encoding: Description: Branch if Not Overflow BNOV n BNZ Syntax: Operands: Operation: Status Affected: 0101 nnnn nnnn Encoding: Description: Branch if Not Zero BNZ n
-128 n 127 if Overflow bit is 0, (PC) + 2 + 2n PC None 1110 If the Overflow bit is 0, then the program will branch. The 2s complement number 2n is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.
-128 n 127 if Zero bit is 0, (PC) + 2 + 2n PC None 1110 0001 nnnn nnnn If the Zero bit is 0, then the program will branch. The 2s complement number 2n is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.
1 1(2)
Words: Cycles: Q Cycle Activity: If Jump: Q2 Q3 Process Data No operation Q3 Process Data BNOV Jump address (HERE) 0; address (Jump) 1; address (HERE + 2) Q4 Write to PC No operation Q4 No operation Q1 Decode No operation If No Jump: Q2 Q1 Decode
1 1(2)
Q3 Process Data No operation Q3 Process Data BNZ Jump
Read literal n No operation
Read literal n HERE = = = = =
Example:
Example:
Before Instruction PC After Instruction If Overflow PC If Overflow PC
Before Instruction PC After Instruction If Zero PC If Zero PC
DS39762C-page 370
Preliminary
PIC18F97J60 FAMILY
BRA Syntax: Operands: Operation: Status Affected: Encoding: Description: Unconditional Branch BRA n BSF Syntax: Operands: Bit Set f BSF f, b {,a}
-1024 n 1023 (PC) + 2 + 2n PC None 1101 0nnn nnnn nnnn Add the 2s complement number 2n to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction. 1 2 Q1 Q2 Read literal n No operation Q3 Process Data No operation Q4 Write to PC No operation
0 f 255 0b7 a [0,1] 1 f None 1000 bbba ffff ffff Bit b in register f is set. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.
Words: Cycles: Q Cycle Activity: Decode No operation
1 1 Q2 Read register f BSF = = Q3 Process Data Q4 Write register f
Example:
HERE = =
BRA
Jump
Before Instruction PC After Instruction PC
address (HERE) address (Jump)
Example:
FLAG_REG, 7, 1 0Ah 8Ah
Before Instruction FLAG_REG After Instruction FLAG_REG
Preliminary
DS39762C-page 371
PIC18F97J60 FAMILY
BTFSC Syntax: Operands: Bit Test File, Skip if Clear BTFSC f, b {,a} 0 f 255 0b7 a [0,1] skip if (f) = 0 None 1011 bbba ffff ffff If bit b in register f is 0, then the next instruction is skipped. If bit b is 0, then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q2 Read register f Q2 No operation Q2 No operation No operation HERE FALSE TRUE = = = = = Q3 Process Data Q3 No operation Q3 No operation No operation BTFSC : : Q4 No operation If skip: Q1 No operation Q1 No operation No operation Example: Q4 No operation Q4 No operation No operation Q1 No operation Q1 No operation No operation Example: Q2 No operation Q2 No operation No operation HERE FALSE TRUE = = = = = Q3 No operation Q3 No operation No operation BTFSS : : Q4 No operation Q4 No operation No operation Q1 Decode Q2 Read register f Q3 Process Data Q4 No operation Words: Cycles: BTFSS Syntax: Operands: Bit Test File, Skip if Set BTFSS f, b {,a} 0 f 255 0b<7 a [0,1] skip if (f) = 1 None 1010 bbba ffff ffff If bit b in register f is 1, then the next instruction is skipped. If bit b is 1, then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.
Q Cycle Activity: Q1 Decode If skip:
If skip and followed by 2-word instruction:
FLAG, 1, 0
FLAG, 1, 0
Before Instruction PC After Instruction If FLAG<1> PC If FLAG<1> PC
address (HERE) 0; address (TRUE) 1; address (FALSE)
Before Instruction PC After Instruction If FLAG<1> PC If FLAG<1> PC
address (HERE) 0; address (FALSE) 1; address (TRUE)
DS39762C-page 372
Preliminary
PIC18F97J60 FAMILY
BTG Syntax: Operands: Bit Toggle f BTG f, b {,a} 0 f 255 0b<7 a [0,1] (f) f None 0111 bbba ffff ffff Bit b in data memory location f is inverted. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read register f BTG Q3 Process Data PORTC, 4, 0 Example: Q4 Write register f 1 1 BOV Syntax: Operands: Operation: Status Affected: Encoding: Description: Branch if Overflow BOV n
-128 n 127 if Overflow bit is 1, (PC) + 2 + 2n PC None 1110 0100 nnnn nnnn If the Overflow bit is 1, then the program will branch. The 2s complement number 2n is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.
1 1(2)
Q3 Process Data No operation Q3 Process Data BOV Jump
Example:
Before Instruction: PORTC = 0111 0101 [75h] After Instruction: PORTC = 0110 0101 [65h]
Before Instruction PC After Instruction If Overflow PC If Overflow PC
Preliminary
DS39762C-page 373
PIC18F97J60 FAMILY
BZ Syntax: Operands: Operation: Status Affected: Encoding: Description: Branch if Zero BZ n CALL Syntax: Operands: Operation: nnnn nnnn Subroutine Call CALL k {,s} 0 k 1048575 s [0,1] (PC) + 4 TOS, k PC<20:1>; if s = 1, (W) WS, (STATUS) STATUSS, (BSR) BSRS None 1110 1111 110s k19kkk k7kkk kkkk kkkk0 kkkk8
-128 n 127 if Zero bit is 1, (PC) + 2 + 2n PC None 1110 0000 If the Zero bit is 1, then the program will branch. The 2s complement number 2n is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.
Status Affected: Encoding: 1st word (k<7:0>) 2nd word(k<19:8>) Description:
1 1(2)
Q3 Process Data No operation Q3 Process Data BZ Jump
Q4 Write to PC No operation Q4 No operation Words: Cycles: Q Cycle Activity: Q1 Decode
Subroutine call of entire 2-Mbyte memory range. First, return address (PC+ 4) is pushed onto the return stack. If s = 1, the W, STATUS and BSR registers are also pushed into their respective shadow registers, WS, STATUSS and BSRS. If s = 0, no update occurs (default). Then, the 20-bit value k is loaded into PC<20:1>. CALL is a two-cycle instruction. 2 2 Q2 Read literal k<7:0>, No operation HERE Q3 Push PC to stack No operation CALL Q4 Read literal k<19:8>, Write to PC No operation
Example:
Before Instruction PC After Instruction If Zero PC If Zero PC
No operation Example:
address (HERE) 1; address (Jump) 0; address (HERE + 2) THERE,1
Before Instruction PC = After Instruction PC = TOS = WS = BSRS = STATUSS =
address (HERE) address (THERE) address (HERE + 4) W BSR STATUS
DS39762C-page 374
Preliminary
PIC18F97J60 FAMILY
CLRF Syntax: Operands: Operation: Status Affected: Encoding: Description: Clear f CLRF f {,a} CLRWDT Syntax: Operands: Operation: Clear Watchdog Timer CLRWDT None 000h WDT, 000h WDT postscaler, 1 TO, 1 PD TO, PD 0000 0000 0000 0100 CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits, TO and PD, are set. 1 1 Q1 Decode Q2 No operation CLRWDT = = = = = ? 00h 0 1 1 Q3 Process Data Q4 No operation
0 f 255 a [0,1] 000h f, 1Z Z 0110 101a ffff ffff
Status Affected: Encoding: Description:
Clears the contents of the specified register. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.
Words: Cycles: Q Cycle Activity:
1 1 Q2 Read register f CLRF = = 5Ah 00h Q3 Process Data FLAG_REG,1 Q4 Write register f Example: Before Instruction WDT Counter After Instruction WDT Counter WDT Postscaler TO PD
Example:
Before Instruction FLAG_REG After Instruction FLAG_REG
Preliminary
DS39762C-page 375
PIC18F97J60 FAMILY
COMF Syntax: Operands: Complement f COMF f {,d {,a}} CPFSEQ Syntax: Operands: Operation: Compare f with W, Skip if f = W CPFSEQ 0 f 255 a [0,1] (f) (W), skip if (f) = (W) (unsigned comparison) None 0110 001a ffff ffff Compares the contents of data memory location f to the contents of W by performing an unsigned subtraction. If f = W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q2 Read register f Q3 Process Data Q4 No operation Q4 No operation Q4 No operation No operation f {,a}
0 f 255 d [0,1] a [0,1] (f) dest N, Z 0001 11da ffff ffff The contents of register f are complemented. If d is 0, the result is stored in W. If d is 1, the result is stored back in register f (default). If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.
1 1 Q2 Read register f COMF 13h 13h ECh Q3 Process Data REG, 0, 0 Q4 Write to destination
Example:
Before Instruction REG = After Instruction REG = W =
Q1 Q2 Q3 No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 No No No operation operation operation No No No operation operation operation Example: HERE NEQUAL EQUAL = = = = = =
CPFSEQ REG, 0 : : HERE ? ? W; Address (EQUAL) W; Address (NEQUAL)
Before Instruction PC Address W REG After Instruction If REG PC If REG PC
DS39762C-page 376
Preliminary
PIC18F97J60 FAMILY
CPFSGT Syntax: Operands: Operation: Compare f with W, Skip if f > W CPFSGT 0 f 255 a [0,1] (f) (W), skip if (f) > (W) (unsigned comparison) None 0110 010a ffff ffff Compares the contents of data memory location f to the contents of the W by performing an unsigned subtraction. If the contents of f are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q3 Process Data Q4 No operation Q4 No operation Q4 No operation No operation If skip: Q1 No operation Q1 No operation No operation Example: Q2 No operation Q2 No operation No operation HERE NLESS LESS = = < = = Q3 No operation Q3 No operation No operation Q4 No operation Q4 No operation No operation Words: Cycles: f {,a} CPFSLT Syntax: Operands: Operation: Compare f with W, Skip if f < W CPFSLT 0 f 255 a [0,1] (f) (W), skip if (f) < (W) (unsigned comparison) None 0110 000a ffff ffff Compares the contents of data memory location f to the contents of W by performing an unsigned subtraction. If the contents of f are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q1 Decode Q2 Read register f Q3 Process Data Q4 No operation f {,a}
Q Cycle Activity:
Q2 Read register f
Q1 Q2 Q3 No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 No No No operation operation operation No No No operation operation operation Example: HERE NGREATER GREATER = = > = =
CPFSLT REG, 1 : : Address (HERE) ? W; Address (LESS) W; Address (NLESS)
CPFSGT REG, 0 : :
Before Instruction PC W After Instruction If REG PC If REG PC
Address (HERE) ? W; Address (GREATER) W; Address (NGREATER)
Before Instruction PC W After Instruction If REG PC If REG PC
Preliminary
DS39762C-page 377
PIC18F97J60 FAMILY
DAW Syntax: Operands: Operation: Decimal Adjust W Register DAW None If [W<3:0> > 9] or [DC = 1], then (W<3:0>) + 6 W<3:0>; else (W<3:0>) W<3:0> If [W<7:4> > 9] or [C = 1], then (W<7:4>) + 6 W<7:4>, C = 1; else (W<7:4>) W<7:4> Status Affected: Encoding: Description: C 0000 0000 0000 0111 DAW adjusts the eight-bit value in W, resulting from the earlier addition of two variables (each in packed BCD format) and produces a correct packed BCD result. 1 1 Words: Q2 Read register W DAW A5h 0 0 05h 1 0 Q3 Process Data Q4 Write W Cycles: Q Cycle Activity: Q1 Decode Q2 Read register f DECF 01h 0 00h 1 Q3 Process Data CNT, 1, 0 Q4 Write to destination Q1 Decode DECF Syntax: Operands: Decrement f DECF f {,d {,a}} 0 f 255 d [0,1] a [0,1] (f) 1 dest C, DC, N, OV, Z 0000 01da ffff ffff Decrement register f. If d is 0, the result is stored in W. If d is 1, the result is stored back in register f (default). If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. 1 1
Example 1:
Before Instruction W = C = DC = After Instruction W = C = DC = Example 2: Before Instruction W = C = DC = After Instruction W = C = DC =
Example:
Before Instruction CNT = Z = After Instruction CNT = Z =
CEh 0 0 34h 1 0
DS39762C-page 378
Preliminary
PIC18F97J60 FAMILY
DECFSZ Syntax: Operands: Decrement f, Skip if 0 DECFSZ f {,d {,a}} 0 f 255 d [0,1] a [0,1] (f) 1 dest, skip if result = 0 None 0010 11da ffff ffff The contents of register f are decremented. If d is 0, the result is placed in W. If d is 1, the result is placed back in register f (default). If the result is 0, the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q1 Decode If skip: Q1 No operation Q1 No operation No operation Example: Q2 No operation Q2 No operation No operation HERE CONTINUE Before Instruction PC = After Instruction CNT = If CNT = PC = If CNT PC = Address (HERE) CNT 1 0; Address (CONTINUE) 0; Address (HERE + 2) Q3 No operation Q3 No operation No operation DECFSZ GOTO Q4 No operation Q4 No operation No operation CNT, 1, 1 LOOP If skip: Q1 No operation Q1 No operation No operation Example: Q2 No operation Q2 No operation No operation HERE ZERO NZERO = = = = = Q3 No operation Q3 No operation No operation DCFSNZ : : ? TEMP 1, 0; Address (ZERO) 0; Address (NZERO) Q4 No operation Q4 No operation No operation Q2 Read register f Q3 Process Data Q4 Write to destination Words: Cycles: DCFSNZ Syntax: Operands: Decrement f, Skip if Not 0 DCFSNZ 0 f 255 d [0,1] a [0,1] (f) 1 dest, skip if result 0 None 0100 11da ffff ffff The contents of register f are decremented. If d is 0, the result is placed in W. If d is 1, the result is placed back in register f (default). If the result is not 0, the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q3 Process Data Q4 Write to destination f {,d {,a}}
Q Cycle Activity: Q Cycle Activity: Q1 Decode Q2
Read register f
TEMP, 1, 0
Before Instruction TEMP After Instruction TEMP If TEMP PC If TEMP PC
Preliminary
DS39762C-page 379
PIC18F97J60 FAMILY
GOTO Syntax: Operands: Operation: Status Affected: Encoding: 1st word (k<7:0>) 2nd word(k<19:8>) Description: Unconditional Branch GOTO k 0 k 1048575 k PC<20:1> None 1110 1111 1111 k19kkk k7kkk kkkk kkkk0 kkkk8 Operation: Status Affected: Encoding: Description: INCF Syntax: Operands: Increment f INCF f {,d {,a}}
0 f 255 d [0,1] a [0,1] (f) + 1 dest C, DC, N, OV, Z 0010 10da ffff ffff The contents of register f are incremented. If d is 0, the result is placed in W. If d is 1, the result is placed back in register f (default). If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.
GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value k is loaded into PC<20:1>. GOTO is always a two-cycle instruction. 2 2
Q2 Read literal k<7:0>, No operation
Q3 No operation No operation
Q4 Read literal k<19:8>, Write to PC No operation Words: Cycles: Q Cycle Activity: Q1 Decode
1 1 Q2 Read register f INCF FFh 0 ? ? 00h 1 1 1 Q3 Process Data CNT, 1, 0 Q4 Write to destination
GOTO THERE
After Instruction PC = Address (THERE)
Example:
Before Instruction CNT = Z = C = DC = After Instruction CNT = Z = C = DC =
DS39762C-page 380
Preliminary
PIC18F97J60 FAMILY
INCFSZ Syntax: Operands: Increment f, Skip if 0 INCFSZ 0 f 255 d [0,1] a [0,1] (f) + 1 dest, skip if result = 0 None 0011 11da ffff ffff The contents of register f are incremented. If d is 0, the result is placed in W. If d is 1, the result is placed back in register f. (default) If the result is 0, the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q2 Read register f Q2 No operation Q2 No operation No operation HERE NZERO ZERO Q3 Process Data Q3 No operation Q3 No operation No operation INCFSZ : : Q4 Write to destination If skip: Q1 No operation Q1 No operation No operation Example: Q4 No operation Q4 No operation No operation CNT, 1, 0 Q1 No operation Q1 No operation No operation Example: Q2 No operation Q2 No operation No operation HERE ZERO NZERO Q3 No operation Q3 No operation No operation INFSNZ Q4 No operation Q4 No operation No operation Q1 Decode Q2 Read register f Q3 Process Data Q4 Write to destination Words: Cycles: f {,d {,a}} INFSNZ Syntax: Operands: Increment f, Skip if Not 0 INFSNZ 0 f 255 d [0,1] a [0,1] (f) + 1 dest, skip if result 0 None 0100 10da ffff ffff The contents of register f are incremented. If d is 0, the result is placed in W. If d is 1, the result is placed back in register f (default). If the result is not 0, the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. f {,d {,a}}
REG, 1, 0
Before Instruction PC = After Instruction CNT = If CNT = PC = If CNT PC =
Address (HERE) CNT + 1 0; Address (ZERO) 0; Address (NZERO)
Before Instruction PC = After Instruction REG = If REG PC = If REG = PC =
Address (HERE) REG + 1 0; Address (NZERO) 0; Address (ZERO)
Preliminary
DS39762C-page 381
PIC18F97J60 FAMILY
IORLW Syntax: Operands: Operation: Status Affected: Encoding: Description: Inclusive OR Literal with W IORLW k 0 k 255 (W) .OR. k W N, Z 0000 1001 kkkk kkkk The contents of W are ORed with the eight-bit literal k. The result is placed in W. 1 1 Q1 Decode Q2 Read literal k IORLW 9Ah BFh Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read register f IORWF 13h 91h 13h 93h Q3 Process Data RESULT, 0, 1 Q4 Write to destination Q3 Process Data 35h Q4 Write to W Operation: Status Affected: Encoding: Description: IORWF Syntax: Operands: Inclusive OR W with f IORWF f {,d {,a}}
0 f 255 d [0,1] a [0,1] (W) .OR. (f) dest N, Z 0001 00da ffff ffff Inclusive OR W with register f. If d is 0, the result is placed in W. If d is 1, the result is placed back in register f (default). If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. 1 1
Example:
Before Instruction W = After Instruction W =
Example:
Before Instruction RESULT = W = After Instruction RESULT = W =
DS39762C-page 382
Preliminary
PIC18F97J60 FAMILY
LFSR Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read literal k MSB Q3 Process Data Q4 Write literal k MSB to FSRfH Write literal k to FSRfL Load FSR LFSR f, k 0f2 0 k 4095 k FSRf None 1110 1111 1110 0000 00ff k7kkk k11kkk kkkk Operation: Status Affected: Encoding: Description: MOVF Syntax: Operands: Move f MOVF f {,d {,a}}
0 f 255 d [0,1] a [0,1] f dest N, Z 0101 00da ffff ffff The contents of register f are moved to a destination dependent upon the status of d. If d is 0, the result is placed in W. If d is 1, the result is placed back in register f (default). Location f can be anywhere in the 256-byte bank. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.
The 12-bit literal k is loaded into the file select register pointed to by f. 2 2
Decode
Read literal k LSB
Process Data
Example: After Instruction FSR2H FSR2L
LFSR 2, 3ABh = = 03h ABh Words: Cycles: Q Cycle Activity: Q1 Decode
1 1 Q2 Read register f MOVF = = = = Q3 Process Data REG, 0, 0 22h FFh 22h 22h Q4 Write W
Example:
Before Instruction REG W After Instruction REG W
Preliminary
DS39762C-page 383
PIC18F97J60 FAMILY
MOVFF Syntax: Operands: Operation: Status Affected: Encoding: 1st word (source) 2nd word (destin.) Description: Move f to f MOVFF fs,fd 0 fs 4095 0 fd 4095 (fs) fd None 1100 1111 ffff ffff ffff ffff ffffs ffffd MOVLB Syntax: Operands: Operation: Status Affected: Encoding: Description: Move Literal to Low Nibble in BSR MOVLW k 0 k 255 k BSR None 0000 0001 kkkk kkkk The eight-bit literal k is loaded into the Bank Select Register (BSR). The value of BSR<7:4> always remains 0 regardless of the value of k7:k4. 1 1 Q1 Decode Q2 Read literal k MOVLB 02h 05h Q3 Process Data 5 Q4 Write literal k to BSR
The contents of source register fs are moved to destination register fd. Location of source fs can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination fd can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register
Example:
Before Instruction BSR Register = After Instruction BSR Register =
2 2 Q2 Read register f (src) No operation No dummy read Q3 Process Data No operation Q4 No operation Write register f (dest)
Decode
Example:
MOVFF = = = =
REG1, REG2 33h 11h 33h 33h
Before Instruction REG1 REG2 After Instruction REG1 REG2
DS39762C-page 384
Preliminary
PIC18F97J60 FAMILY
MOVLW Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read literal k MOVLW 5Ah Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read register f MOVWF 4Fh FFh 4Fh 4Fh Q3 Process Data REG, 0 Q4 Write register f Q3 Process Data 5Ah Q4 Write to W 1 1 Move Literal to W MOVLW k 0 k 255 kW None 0000 1110 kkkk kkkk The eight-bit literal k is loaded into W. Operation: Status Affected: Encoding: Description: MOVWF Syntax: Operands: Move W to f MOVWF 0 f 255 a [0,1] (W) f None 0110 111a ffff ffff Move data from W to register f. Location f can be anywhere in the 256-byte bank. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. 1 1 f {,a}
Example: After Instruction W =
Example:
Preliminary
DS39762C-page 385
PIC18F97J60 FAMILY
MULLW Syntax: Operands: Operation: Status Affected: Encoding: Description: Multiply Literal with W MULLW k MULWF Syntax: Operands: Operation: 1101 kkkk kkkk Status Affected: Encoding: Description: Multiply W with f MULWF 0 f 255 a [0,1] (W) x (f) PRODH:PRODL None 0000 001a ffff ffff An unsigned multiplication is carried out between the contents of W and the register file location f. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and f are unchanged. None of the Status flags are affected. Note that neither Overflow nor Carry is possible in this operation. A Zero result is possible but not detected. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). Q2 Read literal k Q3 Process Data Q4 Write registers PRODH: PRODL If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read register f Q3 Process Data Q4 Write registers PRODH: PRODL 1 1 f {,a}
0 k 255 (W) x k PRODH:PRODL None 0000 An unsigned multiplication is carried out between the contents of W and the 8-bit literal k. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the Status flags are affected. Note that neither Overflow nor Carry is possible in this operation. A Zero result is possible but not detected.
1 1
Example: Before Instruction W PRODH PRODL After Instruction W PRODH PRODL
MULLW = = = = = =
0C4h E2h ? ? E2h ADh 08h
Example: Before Instruction W REG PRODH PRODL After Instruction W REG PRODH PRODL
MULWF = = = = = = = =
REG, 1 C4h B5h ? ? C4h B5h 8Ah 94h
DS39762C-page 386
Preliminary
PIC18F97J60 FAMILY
NEGF Syntax: Operands: Operation: Status Affected: Encoding: Description: Negate f NEGF f {,a} NOP Syntax: Operands: Operation: Status Affected: Encoding: ffff ffff Description: Words: Cycles: Q Cycle Activity: Q1 Decode Q2 No operation Q3 No operation Q4 No operation 1 1 110a No Operation NOP None No operation None 0000 1111 0000 xxxx 0000 xxxx 0000 xxxx
0 f 255 a [0,1] (f) + 1 f N, OV, C, DC, Z 0110 Location f is negated using twos complement. The result is placed in the data memory location f. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.
No operation.
Example: None.
1 1 Q2 Read register f NEGF Q3 Process Data REG, 1 Q4 Write register f
Example:
Before Instruction REG = After Instruction REG =
0011 1010 [3Ah] 1100 0110 [C6h]
Preliminary
DS39762C-page 387
PIC18F97J60 FAMILY
POP Syntax: Operands: Operation: Status Affected: Encoding: Description: Pop Top of Return Stack POP None (TOS) bit bucket None 0000 0000 0000 0110 The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack. 1 1 Q1 Decode Q2 No operation POP GOTO Q3 POP TOS value Q4 No operation Example: NEW = = = = 0031A2h 014332h 014332h NEW PUSH Syntax: Operands: Operation: Status Affected: Encoding: Description: Push Top of Return Stack PUSH None (PC + 2) TOS None 0000 0000 0000 0101 The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS and then pushing it onto the return stack. 1 1 Q1 Decode Q2 PUSH PC + 2 onto return stack PUSH = = = = = 345Ah 0124h 0126h 0126h 345Ah Q3 No operation Q4 No operation
Example:
Before Instruction TOS Stack (1 level down) After Instruction TOS PC
Before Instruction TOS PC After Instruction PC TOS Stack (1 level down)
DS39762C-page 388
Preliminary
PIC18F97J60 FAMILY
RCALL Syntax: Operands: Operation: Status Affected: Encoding: Description: Relative Call RCALL n RESET Syntax: Operands: Operation: Status Affected: 1nnn nnnn nnnn Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Start reset RESET Reset Value Reset Value Q3 No operation Q4 No operation Reset RESET None Reset all registers and flags that are affected by a MCLR Reset. All 0000 0000 1111 1111 This instruction provides a way to execute a MCLR Reset in software. 1 1
-1024 n 1023 (PC) + 2 TOS, (PC) + 2 + 2n PC None 1101 Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2s complement number 2n to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction. 1 2 Q1 Q2 Read literal n PUSH PC to stack Q3 Process Data Q4 Write to PC
Words: Cycles: Q Cycle Activity: Decode
Example: After Instruction Registers = Flags* =
No operation HERE
No operation RCALL Jump
No operation
Before Instruction PC = Address (HERE) After Instruction PC = Address (Jump) TOS = Address (HERE + 2)
Preliminary
DS39762C-page 389
PIC18F97J60 FAMILY
RETFIE Syntax: Operands: Operation: Return from Interrupt RETFIE {s} s [0,1] (TOS) PC, 1 GIE/GIEH or PEIE/GIEL; if s = 1, (WS) W, (STATUSS) STATUS, (BSRS) BSR, PCLATU, PCLATH are unchanged GIE/GIEH, PEIE/GIEL. 0000 0000 0001 000s Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read literal k No operation Q3 Process Data No operation Q4 POP PC from stack, write to W No operation Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If s = 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers W, STATUS and BSR. If s = 0, no update of these registers occurs (default). 1 2 Example: Q2 No operation Q3 No operation Q4 POP PC from stack Set GIEH or GIEL No operation Example: No operation RETFIE 1 = = = = = TOS WS BSRS STATUSS 1 No operation No operation CALL TABLE ; ; ; ; : TABLE ADDWF PCL ; RETLW k0 ; RETLW k1 ; : : RETLW kn ; Before Instruction W = After Instruction W = W contains table offset value W now has table value Q1 Decode RETLW Syntax: Operands: Operation: Return Literal to W RETLW k 0 k 255 k W, (TOS) PC, PCLATU, PCLATH are unchanged None 0000 1100 kkkk kkkk W is loaded with the eight-bit literal k. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged. 1 2
No operation
W = offset Begin table
After Interrupt PC W BSR STATUS GIE/GIEH, PEIE/GIEL
End of table
07h value of kn
DS39762C-page 390
Preliminary
PIC18F97J60 FAMILY
RETURN Syntax: Operands: Operation: Return from Subroutine RETURN {s} s [0,1] (TOS) PC; if s = 1, (WS) W, (STATUSS) STATUS, (BSRS) BSR, PCLATU, PCLATH are unchanged None 0000 0000 0001 001s Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If s= 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers W, STATUS and BSR. If s = 0, no update of these registers occurs (default). 1 2 Q1 Decode No operation Q2 No operation No operation Q3 Process Data No operation Q4 POP PC from stack No operation Words: Cycles: Q Cycle Activity: Example: RETURN Q1 Decode Q2 Read register f RLCF Q3 Process Data Q4 Write to destination After Instruction: PC = TOS RLCF Syntax: Operands: Rotate Left f through Carry RLCF f {,d {,a}}
0 f 255 d [0,1] a [0,1] (f<n>) dest<n + 1>, (f<7>) C, (C) dest<0> C, N, Z 0011 01da ffff ffff The contents of register f are rotated one bit to the left through the Carry flag. If d is 0, the result is placed in W. If d is 1, the result is stored back in register f (default). If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. C 1 1 register f
Operation:
Example: Before Instruction REG = C = After Instruction REG = W = C =
REG, 0, 0
1110 0110 0 1110 0110 1100 1100 1
Preliminary
DS39762C-page 391
PIC18F97J60 FAMILY
RLNCF Syntax: Operands: Rotate Left f (no carry) RLNCF 0 f 255 d [0,1] a [0,1] (f<n>) dest<n + 1>, (f<7>) dest<0> N, Z 0100 01da ffff ffff Status Affected: Encoding: Description: The contents of register f are rotated one bit to the left. If d is 0, the result is placed in W. If d is 1, the result is stored back in register f (default). If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. register f Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read register f RLNCF Q3 Process Data Q4 Write to destination 1 1 Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruction REG = After Instruction REG = REG, 1, 0 Example: Q2 Read register f RRCF Q3 Process Data REG, 0, 0 Q4 Write to destination 1 1 f {,d {,a}} RRCF Syntax: Operands: Rotate Right f through Carry RRCF f {,d {,a}}
0 f 255 d [0,1] a [0,1] (f<n>) dest<n 1>, (f<0>) C, (C) dest<7> C, N, Z 0011 00da ffff ffff The contents of register f are rotated one bit to the right through the Carry flag. If d is 0, the result is placed in W. If d is 1, the result is placed back in register f (default). If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. C register f
Operation:
1010 1011 0101 0111
Before Instruction REG = C = After Instruction REG = W = C =
1110 0110 0 1110 0110 0111 0011 0
DS39762C-page 392
Preliminary
PIC18F97J60 FAMILY
RRNCF Syntax: Operands: Rotate Right f (no carry) RRNCF f {,d {,a}} SETF Syntax: Operands: Operation: Status Affected: Encoding: ffff ffff Description: Set f SETF f {,a}
0 f 255 d [0,1] a [0,1] (f<n>) dest<n 1>, (f<0>) dest<7> N, Z 0100 00da The contents of register f are rotated one bit to the right. If d is 0, the result is placed in W. If d is 1, the result is placed back in register f (default). If a is 0, the Access Bank will be selected, overriding the BSR value. If a is 1, then the bank will be selected as per the BSR value (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. register f
0 f 255 a [0,1] FFh f None 0110 100a ffff ffff The contents of the specified register are set to FFh. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.
1 1 Q2 Read register f SETF = = 5Ah FFh Q3 Process Data REG,1 Q4 Write register f
1 1 Q2 Read register f RRNCF Q3 Process Data REG, 1, 0 Q4 Write to destination Example: Before Instruction REG After Instruction REG
Example 1:
Before Instruction REG = After Instruction REG = Example 2:
1101 0111 1110 1011 REG, 0, 0
RRNCF
? 1101 0111 1110 1011 1101 0111
Preliminary
DS39762C-page 393
PIC18F97J60 FAMILY
SLEEP Syntax: Operands: Operation: Enter Sleep Mode SLEEP None 00h WDT, 0 WDT postscaler, 1 TO, 0 PD TO, PD 0000 0000 0000 0011 The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. The Watchdog Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped. Words: Cycles: Q Cycle Activity: Q1 Decode Q2 No operation SLEEP Q3 Process Data Q4 Go to Sleep Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read register f Q3 Process Data Q4 Write to destination 1 1 SUBFWB Syntax: Operands: Subtract f from W with Borrow SUBFWB 0 f 255 d [0,1] a [0,1] (W) (f) (C) dest N, OV, C, DC, Z 0101 01da ffff ffff Subtract register f and Carry flag (borrow) from W (2s complement method). If d is 0, the result is stored in W. If d is 1, the result is stored in register f (default). If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. 1 1 f {,d {,a}}
Example: Before Instruction TO = ? ? PD =
After Instruction 1 TO = PD = 0 If WDT causes wake-up, this bit is cleared.
SUBFWB REG, 1, 0 Example 1: Before Instruction REG = 3 W = 2 C = 1 After Instruction REG = FF W = 2 C = 0 Z = 0 N = 1 ; result is negative SUBFWB REG, 0, 0 Example 2: Before Instruction REG = 2 W = 5 C = 1 After Instruction REG = 2 W = 3 C = 1 Z = 0 N = 0 ; result is positive SUBFWB REG, 1, 0 Example 3: Before Instruction REG = 1 W = 2 C = 0 After Instruction REG = 0 W = 2 C = 1 Z = 1 ; result is zero N = 0
DS39762C-page 394
Preliminary
PIC18F97J60 FAMILY
SUBLW Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruction W = C = After Instruction W = C = Z = N = Example 2: Before Instruction W = C = After Instruction W = C = Z = N = Example 3: Before Instruction W = C = After Instruction W = C = Z = N = Q2 Read literal k SUBLW 01h ? 01h 1 0 0 SUBLW 02h ? 00h 1 1 0 SUBLW 03h ? FFh 0 0 1 ; (2s complement) ; result is negative ; result is zero ; result is positive Words: 02h Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruction REG = W = C = After Instruction REG = W = C = Z = N = Example 2: Before Instruction REG = W = C = After Instruction REG = W = C = Z = N = Example 3: Before Instruction REG = W = C = After Instruction REG = W = C = Z = N = Q2 Read register f SUBWF 3 2 ? 1 2 1 0 0 SUBWF 2 2 ? 2 0 1 1 0 SUBWF 1 2 ? FFh ;(2s complement) 2 0 ; result is negative 0 1 Q3 Process Data REG, 1, 0 Q4 Write to destination Q3 Process Data 02h Q4 Write to W Subtract W from Literal SUBLW k 0 k 255 k (W) W N, OV, C, DC, Z 0000 1000 kkkk kkkk W is subtracted from the eight-bit literal k. The result is placed in W. 1 1 Operation: Status Affected: Encoding: Description: SUBWF Syntax: Operands: Subtract W from f SUBWF 0 f 255 d [0,1] a [0,1] (f) (W) dest N, OV, C, DC, Z 0101 11da ffff ffff Subtract W from register f (2s complement method). If d is 0, the result is stored in W. If d is 1, the result is stored back in register f (default). If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. 1 1 f {,d {,a}}
02h
; result is positive REG, 0, 0
; result is zero REG, 1, 0
Preliminary
DS39762C-page 395
PIC18F97J60 FAMILY
SUBWFB Syntax: Operands: Subtract W from f with Borrow SUBWFB 0 f 255 d [0,1] a [0,1] (f) (W) (C) dest N, OV, C, DC, Z 0101 10da ffff ffff Status Affected: Encoding: Description: Subtract W and the Carry flag (borrow) from register f (2s complement method). If d is 0, the result is stored in W. If d is 1, the result is stored back in register f (default). If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruction REG = W = C = After Instruction REG = W = C = Z = N = Example 2: Before Instruction REG = W = C = After Instruction REG = W = C = Z = N = Example 3: Before Instruction REG = W = C = After Instruction REG = W C Z N = = = = 1 1 Q2 Read register f SUBWFB 19h 0Dh 1 0Ch 0Dh 1 0 0 Q3 Process Data REG, 1, 0 (0001 1001) (0000 1101) (0000 1011) (0000 1101) ; result is positive Example: Q4 Write to destination Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read register f SWAPF 53h 35h Q3 Process Data REG, 1, 0 Q4 Write to destination f {,d {,a}} SWAPF Syntax: Operands: Swap f SWAPF f {,d {,a}} 0 f 255 d [0,1] a [0,1] (f<3:0>) dest<7:4>, (f<7:4>) dest<3:0> None 0011 10da ffff ffff The upper and lower nibbles of register f are exchanged. If d is 0, the result is placed in W. If d is 1, the result is placed in register f (default). If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. 1 1
Operation:
Before Instruction REG = After Instruction REG =
SUBWFB REG, 0, 0 1Bh 1Ah 0 1Bh 00h 1 1 0 SUBWFB 03h 0Eh 1 F5h 0Eh 0 0 1 (0001 1011) (0001 1010) (0001 1011) ; result is zero REG, 1, 0 (0000 0011) (0000 1101) (1111 0100) ; [2s comp] (0000 1101) ; result is negative
DS39762C-page 396
Preliminary
PIC18F97J60 FAMILY
TBLRD Syntax: Operands: Operation: Table Read TBLRD ( *; *+; *-; +*) None if TBLRD*, (Prog Mem (TBLPTR)) TABLAT; TBLPTR No Change if TBLRD*+, (Prog Mem (TBLPTR)) TABLAT; (TBLPTR) + 1 TBLPTR if TBLRD*-, (Prog Mem (TBLPTR)) TABLAT; (TBLPTR) 1 TBLPTR if TBLRD +*, (TBLPTR) + 1 TBLPTR; (Prog Mem (TBLPTR)) TABLAT 0000 0000 0000 10nn nn=0 * =1 *+ =2 *=3 +* TBLRD Example 1: Table Read (Continued) TBLRD *+ ; = = = = = +* ; = = = = = = AAh 01A357h 12h 34h 34h 01A358h 55h 00A356h 34h 34h 00A357h
Before Instruction TABLAT TBLPTR MEMORY(00A356h) After Instruction TABLAT TBLPTR Example 2: TBLRD Before Instruction TABLAT TBLPTR MEMORY(01A357h) MEMORY(01A358h) After Instruction TABLAT TBLPTR
Status Affected: None Encoding:
Description:
This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLRD instruction can modify the value of TBLPTR as follows: no change post-increment post-decrement pre-increment
Words: Cycles: Q Cycle Activity: Q1 Decode No operation
1 2 Q2 No operation No operation (Read Program Memory) Q3 No operation No operation Q4 No operation No operation (Write TABLAT)
Preliminary
DS39762C-page 397
PIC18F97J60 FAMILY
TBLWT Syntax: Operands: Operation: Table Write TBLWT ( *; *+; *-; +*) None if TBLWT*, (TABLAT) Holding Register; TBLPTR No Change if TBLWT*+, (TABLAT) Holding Register; (TBLPTR) + 1 TBLPTR if TBLWT*-, (TABLAT) Holding Register; (TBLPTR) 1 TBLPTR if TBLWT+*, (TBLPTR) + 1 TBLPTR; (TABLAT) Holding Register None 0000 0000 0000 11nn nn=0 * =1 *+ =2 *=3 +* TBLWT Example 1: Table Write (Continued) TBLWT*+;
Before Instruction TABLAT = 55h TBLPTR = 00A356h HOLDING REGISTER (00A356h) = FFh After Instructions (table write completion) TABLAT = 55h TBLPTR = 00A357h HOLDING REGISTER (00A356h) = 55h Example 2: TBLWT +*; Before Instruction TABLAT = 34h TBLPTR = 01389Ah HOLDING REGISTER (01389Ah) = FFh HOLDING REGISTER (01389Bh) = FFh After Instruction (table write completion) TABLAT = 34h TBLPTR = 01389Bh HOLDING REGISTER (01389Ah) = FFh HOLDING REGISTER (01389Bh) = 34h
Status Affected: Encoding:
Description:
This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 5.0 Memory Organization for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLWT instruction can modify the value of TBLPTR as follows: no change post-increment post-decrement pre-increment
1 2 Q1 Decode Q2 Q3 Q4
No No No operation operation operation
No No No No operation operation operation operation (Read (Write to TABLAT) Holding Register)
DS39762C-page 398
Preliminary
PIC18F97J60 FAMILY
TSTFSZ Syntax: Operands: Operation: Status Affected: Encoding: Description: Test f, Skip if 0 TSTFSZ f {,a} 0 f 255 a [0,1] skip if f = 0 None 0110 011a ffff ffff If f = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q1 Decode If skip: Q1 No operation Q1 No operation No operation Example: Q2 No operation Q2 No operation No operation HERE NZERO ZERO = = = = Q3 No operation Q3 No operation No operation TSTFSZ : : Q4 No operation Q4 No operation No operation Q2 Read register f Q3 Process Data Q4 No operation XORLW Syntax: Operands: Operation: Status Affected: Encoding: Description: Exclusive OR Literal with W XORLW k 0 k 255 (W) .XOR. k W N, Z 0000 1010 kkkk kkkk The contents of W are XORed with the 8-bit literal k. The result is placed in W. 1 1 Q1 Decode Q2 Read literal k XORLW B5h 1Ah Q3 Process Data 0AFh Q4 Write to W
Example: Before Instruction W = After Instruction W =
Q Cycle Activity:
CNT, 1
Before Instruction PC After Instruction If CNT PC If CNT PC
Address (HERE) 00h, Address (ZERO) 00h, Address (NZERO)
Preliminary
DS39762C-page 399
PIC18F97J60 FAMILY
XORWF Syntax: Operands: Exclusive OR W with f XORWF 0 f 255 d [0,1] a [0,1] (W) .XOR. (f) dest N, Z 0001 10da ffff ffff Exclusive OR the contents of W with register f. If d is 0, the result is stored in W. If d is 1, the result is stored back in the register f (default). If a is 0, the Access Bank is selected. If a is 1, the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 25.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read register f XORWF AFh B5h 1Ah B5h Q3 Process Data REG, 1, 0 Q4 Write to destination 1 1 f {,d {,a}}
Example:
Before Instruction REG = W = After Instruction REG = W =
DS39762C-page 400
Preliminary
PIC18F97J60 FAMILY
25.2 Extended Instruction Set
In addition to the standard 75 instructions of the PIC18 instruction set, the PIC18F97J60 family of devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment Indirect and Indexed Addressing operations and the implementation of Indexed Literal Offset Addressing for many of the standard PIC18 instructions. The additional features of the extended instruction set are enabled by default on unprogrammed devices. Users must properly set or clear the XINST Configuration bit during programming to enable or disable these features. The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for Indexed Addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution. The extended instructions are specifically implemented to optimize reentrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include: Dynamic allocation and deallocation of software stack space when entering and leaving subroutines Function Pointer invocation Software Stack Pointer manipulation Manipulation of variables located in a software stack A summary of the instructions in the extended instruction set is provided in Table 25-3. Detailed descriptions are provided in Section 25.2.2 Extended Instruction Set. The opcode field descriptions in Table 25-1 (page 360) apply to both the standard and extended PIC18 instruction sets. Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.
25.2.1
EXTENDED INSTRUCTION SYNTAX
Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of Indexed Addressing, it is enclosed in square brackets ([ ]). This is done to indicate that the argument is used as an index or offset. The MPASM Assembler will flag an error if it determines that an index or offset value is not bracketed. When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 25.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands. Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ({ }).
TABLE 25-3:
Mnemonic, Operands ADDFSR ADDULNK CALLW MOVSF MOVSS PUSHL SUBFSR SUBULNK f, k k
EXTENSIONS TO THE PIC18 INSTRUCTION SET

Description Add literal to FSR Add literal to FSR2 and return Call subroutine using WREG Move zs (source) to 1st word fd (destination) 2nd word Move zs (source) to 1st word zd (destination) 2nd word Store literal at FSR2, decrement FSR2 Subtract literal from FSR Subtract literal from FSR2 and return Cycles 1 2 2 2 2 1 1 2 16-Bit Instruction Word MSb 1110 1110 0000 1110 1111 1110 1111 1110 1110 1110 1000 1000 0000 1011 ffff 1011 xxxx 1010 1001 1001 ffkk 11kk 0001 0zzz ffff 1zzz xzzz kkkk ffkk 11kk LSb kkkk kkkk 0100 zzzz ffff zzzz zzzz kkkk kkkk kkkk Status Affected None None None None None None None None
zs, fd zs, zd k f, k k
Preliminary
DS39762C-page 401
PIC18F97J60 FAMILY
25.2.2
ADDFSR Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read literal k Q3 Process Data Q4 Write to FSR
EXTENDED INSTRUCTION SET

Add Literal to FSR ADDFSR f, k 0 k 63 f [ 0, 1, 2 ] FSR(f) + k FSR(f) None 1110 1000 ffkk kkkk The 6-bit literal k is added to the contents of the FSR specified by f. 1 1 Status Affected: Encoding: Description: ADDULNK Syntax: Operands: Operation: Add Literal to FSR2 and Return ADDULNK k 0 k 63 FSR2 + k FSR2, (TOS) PC None 1110 1000 11kk kkkk The 6-bit literal k is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary 11); it operates only on FSR2. Words: 03FFh 0422h Cycles: Q Cycle Activity: Q1 Decode No Operation Q2 Read literal k No Operation Q3 Process Data No Operation Q4 Write to FSR No Operation 1 2
Example:
ADDFSR 2, 23h
Before Instruction FSR2 = After Instruction FSR2 =
Example:
ADDULNK 23h 03FFh 0100h 0422h (TOS)
Before Instruction FSR2 = PC = After Instruction FSR2 = PC =
Note:
All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).
DS39762C-page 402
Preliminary
PIC18F97J60 FAMILY
CALLW Syntax: Operands: Operation: Subroutine Call using WREG CALLW None (PC + 2) TOS, (W) PCL, (PCLATH) PCH, (PCLATU) PCU None 0000 0000 0001 0100 First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to update W, STATUS or BSR. Words: Cycles: Q Cycle Activity: Q1 Decode No operation Q2 Read WREG No operation Q3 Push PC to stack No operation Q4 No operation No operation Words: Cycles: Q Cycle Activity: Q1 Example: HERE CALLW Decode Decode address (HERE) 10h 00h 06h 001006h address (HERE + 2) 10h 00h 06h Example: Q2 Q3 Q4 Read source reg Write register f (dest) Determine Determine source addr source addr No operation No dummy read No operation 1 2 MOVSF Syntax: Operands: Operation: Status Affected: Encoding: 1st word (source) 2nd word (destin.) Description: Move Indexed to f MOVSF [zs], fd 0 zs 127 0 fd 4095 ((FSR2) + zs) fd None 1110 1111 1011 ffff 0zzz ffff zzzzs ffffd
Status Affected: Encoding: Description
The contents of the source register are moved to destination register fd. The actual address of the source register is determined by adding the 7-bit literal offset zs, in the first word, to the value of FSR2. The address of the destination register is specified by the 12-bit literal fd in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h. 2 2
Before Instruction PC = PCLATH = PCLATU = W = After Instruction PC = TOS = PCLATH = PCLATU = W =
MOVSF = = = = = =
[05h], REG2 80h 33h 11h 80h 33h 33h
Before Instruction FSR2 Contents of 85h REG2 After Instruction FSR2 Contents of 85h REG2
Preliminary
DS39762C-page 403
PIC18F97J60 FAMILY
MOVSS Syntax: Operands: Operation: Status Affected: Encoding: 1st word (source) 2nd word (dest.) Description Move Indexed to Indexed MOVSS [zs], [zd] 0 zs 127 0 zd 127 ((FSR2) + zs) ((FSR2) + zd) None 1110 1111 1011 xxxx 1zzz xzzz zzzzs zzzzd PUSHL Syntax: Operands: Operation: Status Affected: Encoding: Description: Store Literal at FSR2, Decrement FSR2 PUSHL k 0 k 255 k (FSR2), FSR2 1 FSR2 None 1111 1010 kkkk kkkk The 8-bit literal k is written to the data memory address specified by FSR2. FSR2 is decremented by 1 after the operation. This instruction allows users to push values onto a software stack. Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read k Q3 Process data Q4 Write to destination 1 1
The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets zs or zd, respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh). The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h. If the resultant destination address points to an indirect addressing register, the instruction will execute as a NOP.
Example:
PUSHL 08h = = = = 01ECh 00h 01EBh 08h
Before Instruction FSR2H:FSR2L Memory (01ECh) After Instruction FSR2H:FSR2L Memory (01ECh)
Words: Cycles: Q Cycle Activity: Q1 Decode Decode
2 2 Q2 Q3 Q4 Read source reg Write to dest reg
Determine Determine source addr source addr Determine dest addr Determine dest addr
Example:
MOVSS [05h], [06h] = = = = = = 80h 33h 11h 80h 33h 33h
Before Instruction FSR2 Contents of 85h Contents of 86h After Instruction FSR2 Contents of 85h Contents of 86h
DS39762C-page 404
Preliminary
PIC18F97J60 FAMILY
SUBFSR Syntax: Operands: Operation: Status Affected: Encoding: Description: Subtract Literal from FSR SUBFSR f, k 0 k 63 f [ 0, 1, 2 ] FSRf k FSRf None 1110 1001 ffkk kkkk The 6-bit literal k is subtracted from the contents of the FSR specified by f. 1 1 Q1 Decode Q2 Read register f Q3 Process Data Q4 Write to destination Words: Example: Before Instruction FSR2 = After Instruction FSR2 = SUBFSR 2, 23h 03FFh 03DCh Cycles: Q Cycle Activity: Q1 Decode No Operation Q2 Read register f No Operation Q3 Process Data No Operation Q4 Write to destination No Operation Status Affected: Encoding: Description: SUBULNK Syntax: Operands: Operation: Subtract Literal from FSR2 and Return SUBULNK k 0 k 63 FSR2 k FSR2, (TOS) PC None 1110 1001 11kk kkkk The 6-bit literal k is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the SUBFSR instruction, where f = 3 (binary 11); it operates only on FSR2. 1 2
Example: Before Instruction FSR2 = PC = After Instruction FSR2 = PC =
SUBULNK 23h 03FFh 0100h 03DCh (TOS)
Preliminary
DS39762C-page 405
PIC18F97J60 FAMILY
25.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE
Enabling the PIC18 instruction set extension may cause legacy applications to behave erratically or fail entirely.
25.2.3.1
Extended Instruction Syntax with Standard PIC18 Commands
Note:
In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing (Section 5.6.1 Indexed Addressing with Literal Offset). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted. When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (a = 0) or in a GPR bank designated by the BSR (a = 1). When the extended instruction set is enabled and a = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument that is, all byte-oriented and bit-oriented instructions, or almost half of the core PIC18 instructions may behave differently when the extended instruction set is enabled. When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward-compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 25.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands). Although the Indexed Literal Offset mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing. Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.
When the extended instruction set is enabled, the file register argument f in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value k. As already noted, this occurs only when f is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ([ ]). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within the brackets, will generate an error in the MPASM Assembler. If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be 0. This is in contrast to standard operation (extended instruction set disabled), when a is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler. The destination argument d functions as before. In the latest versions of the MPASM Assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, /y, or the PE directive in the source listing.
25.2.4
CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET
It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set. Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses. When porting an application to the PIC18F97J60 family, it is very important to consider the type of code. A large, reentrant application that is written in C and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.
DS39762C-page 406
Preliminary
PIC18F97J60 FAMILY
ADDWF Syntax: Operands: Operation: Status Affected: Encoding: Description: ADD W to Indexed (Indexed Literal Offset mode) ADDWF 0 k 95 d [0,1] (W) + ((FSR2) + k) dest N, OV, C, DC, Z 0010 01d0 kkkk kkkk The contents of W are added to the contents of the register indicated by FSR2, offset by the value k. If d is 0, the result is stored in W. If d is 1, the result is stored back in register f (default). Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read k Q3 Process Data [OFST] ,0 = = = = = = 17h 2Ch 0A00h 20h 37h 20h SETF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read k Q3 Process Data [OFST] 2Ch 0A00h 00h FFh Q4 Write register Set Indexed (Indexed Literal Offset mode) SETF [k] 0 k 95 FFh ((FSR2) + k) None 0110 1000 kkkk kkkk The contents of the register indicated by FSR2, offset by k, are set to FFh. 1 1 Q4 Write to destination Example: BSF = = = = [FLAG_OFST], 7 0Ah 0A00h 55h D5h Before Instruction FLAG_OFST FSR2 Contents of 0A0Ah After Instruction Contents of 0A0Ah 1 1 [k] {,d} BSF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Q2 Read register f Q3 Process Data Q4 Write to destination Bit Set Indexed (Indexed Literal Offset mode) BSF [k], b 0 f 95 0b7 1 ((FSR2) + k) None 1000 bbb0 kkkk kkkk Bit b of the register indicated by FSR2, offset by the value k, is set. 1 1
Example:
ADDWF
Before Instruction W OFST FSR2 Contents of 0A2Ch After Instruction W Contents of 0A2Ch
Example:
SETF = = = =
Before Instruction OFST FSR2 Contents of 0A2Ch After Instruction Contents of 0A2Ch
Preliminary
DS39762C-page 407
PIC18F97J60 FAMILY
25.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB IDE TOOLS
The latest versions of Microchips software tools have been designed to fully support the extended instruction set for the PIC18F97J60 family. This includes the MPLAB C18 C Compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE). When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is 0, disabling the extended instruction set and Indexed Literal Offset Addressing. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming. To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways: A menu option or dialog box within the environment that allows the user to configure the language tool and its settings for the project A command line option A directive in the source code These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.
DS39762C-page 408
Preliminary
PIC18F97J60 FAMILY
26.0 DEVELOPMENT SUPPORT
26.1
The PIC microcontrollers are supported with a full range of hardware and software development tools: Integrated Development Environment - MPLAB IDE Software Assemblers/Compilers/Linkers - MPASMTM Assembler - MPLAB C18 and MPLAB C30 C Compilers - MPLINKTM Object Linker/ MPLIBTM Object Librarian - MPLAB ASM30 Assembler/Linker/Library Simulators - MPLAB SIM Software Simulator Emulators - MPLAB ICE 2000 In-Circuit Emulator - MPLAB REAL ICE In-Circuit Emulator In-Circuit Debugger - MPLAB ICD 2 Device Programmers - PICSTART Plus Development Programmer - MPLAB PM3 Device Programmer - PICkit 2 Development Programmer Low-Cost Demonstration and Development Boards and Evaluation Kits
MPLAB Integrated Development Environment Software
The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows operating system-based application that contains: A single graphical interface to all debugging tools - Simulator - Programmer (sold separately) - Emulator (sold separately) - In-Circuit Debugger (sold separately) A full-featured editor with color-coded context A multiple project manager Customizable data windows with direct edit of contents High-level source code debugging Visual device initializer for easy register initialization Mouse over variable inspection Drag and drop variables from source to watch windows Extensive on-line help Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers The MPLAB IDE allows you to: Edit your source files (either assembly or C) One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information) Debug using: - Source files (assembly or C) - Mixed assembly and C - Machine code MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.
Preliminary
DS39762C-page 409
PIC18F97J60 FAMILY
26.2 MPASM Assembler 26.5
The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs. The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging. The MPASM Assembler features include: Integration into MPLAB IDE projects User-defined macros to streamline assembly code Conditional assembly for multi-purpose source files Directives that allow complete control over the assembly process
MPLAB ASM30 Assembler, Linker and Librarian
MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include: Support for the entire dsPIC30F instruction set Support for fixed-point and floating-point data Command line interface Rich directive set Flexible macro language MPLAB IDE compatibility
26.6
MPLAB SIM Software Simulator
26.3
MPLAB C18 and MPLAB C30 C Compilers
The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchips PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers. For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.
The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers. The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.
26.4
MPLINK Object Linker/ MPLIB Object Librarian
The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script. The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The object linker/library features include: Efficient linking of single libraries instead of many smaller files Enhanced code maintainability by grouping related modules together Flexible creation of libraries with easy module listing, replacement, deletion and extraction
DS39762C-page 410
Preliminary
PIC18F97J60 FAMILY
26.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator 26.9 MPLAB ICD 2 In-Circuit Debugger
Microchips In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchips In-Circuit Serial ProgrammingTM (ICSPTM) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.
The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment. The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers. The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.
26.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.
26.8
MPLAB REAL ICE In-Circuit Emulator System
MPLAB REAL ICE In-Circuit Emulator System is Microchips next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash MCUs and dsPIC Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit. The MPLAB REAL ICE probe is connected to the design engineers PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, LowVoltage Differential Signal (LVDS) interconnection (CAT5). MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.
Preliminary
DS39762C-page 411
PIC18F97J60 FAMILY
26.11 PICSTART Plus Development Programmer
The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.
26.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification. The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory. The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications. In addition to the PICDEM and dsPICDEM demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ security ICs, CAN, IrDA, PowerSmart battery management, SEEVAL evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more. Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.
26.12 PICkit 2 Development Programmer

The PICkit 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchips baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECHs PICC Lite C compiler, and is designed to help get up to speed quickly using PIC microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchips powerful, mid-range Flash memory family of microcontrollers.
DS39762C-page 412
Preliminary
PIC18F97J60 FAMILY
27.0 ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings()
Ambient temperature under bias.............................................................................................................-40C to +100C Storage temperature .............................................................................................................................. -65C to +150C Voltage on any digital only input pin or MCLR with respect to VSS (except VDD) ........................................ -0.3V to 6.0V Voltage on any combined digital and analog pin with respect to VSS ............................................. -0.3V to (VDD + 0.3V) Voltage on VDDCORE with respect to VSS ................................................................................................... -0.3V to 2.75V Voltage on VDD with respect to VSS ........................................................................................................... -0.3V to 4.0V Total power dissipation (Note 1) ...............................................................................................................................1.0W Maximum current out of VSS pin ...........................................................................................................................300 mA Maximum current into VDD pin ..............................................................................................................................250 mA Input clamp current, IIK (VI < 0 or VI > VDD) (Note 2)........................................................................................................ 0 mA Output clamp current, IOK (VO < 0 or VO > VDD) (Note 2) ................................................................................................ 0 mA Maximum output current sunk by any PORTB and PORTC I/O pins......................................................................25 mA Maximum output current sunk by any PORTD, PORTE and PORTJ I/O pins ..........................................................8 mA Maximum output current sunk by any PORTA, PORTF, PORTG and PORTH I/O pins (Note 3) .............................2 mA Maximum output current sourced by any PORTB and PORTC I/O pins.................................................................25 mA Maximum output current sourced by any PORTD, PORTE and PORTJ I/O pins .....................................................8 mA Maximum output current sourced by any PORTA, PORTF, PORTG and PORTH I/O pins (Note 3) ........................2 mA Maximum current sunk by all ports combined.......................................................................................................200 mA Maximum current sourced by all ports combined..................................................................................................200 mA Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD IOH} + {(VDD VOH) x IOH} + (VOL x IOL) + (VTPOUT x ITPOUT) 2: No clamping diodes are present. 3: Exceptions are RA<1> and RA<0>, which are capable of directly driving LEDs up to 25 mA.
NOTICE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
Preliminary
DS39762C-page 413
PIC18F97J60 FAMILY
FIGURE 27-1: PIC18F97J60 FAMILY VOLTAGE-FREQUENCY GRAPH, REGULATOR ENABLED (ENVREG TIED TO VDD)
4.0V 3.5V PIC18F6XJ6X/8XJ6X/9XJ6X Voltage (VDD)(1) 3.0V 2.5V 2.0V 2.7V 3.6V
Frequency
41.6667 MHz
Note 1:
When the on-chip regulator is enabled, its BOR circuit will automatically trigger a device Reset before VDD reaches a level at which full-speed operation is not possible.
FIGURE 27-2:
PIC18F97J60 FAMILY VOLTAGE-FREQUENCY GRAPH, REGULATOR DISABLED (ENVREG TIED TO VSS)
3.00V 2.75V Voltage (VDDCORE)(1) 2.50V 2.25V 2.00V PIC18F6XJ6X/8XJ6X/9XJ6X 2.7V 2.35V
4 MHz
Frequency
41.6667 MHz
For frequencies between 4 MHz and 41.6667 MHz, FMAX = (107.619 MHz/V) * (VDDCORE 2V) + 4 MHz Note 1: When the on-chip voltage regulator is disabled, VDD and VDDCORE must be maintained so that VDDCORE VDD 3.6V.
DS39762C-page 414
Preliminary
PIC18F97J60 FAMILY
27.1 DC Characteristics: Supply Voltage, PIC18F97J60 Family (Industrial)
Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Characteristic Supply Voltage Min VDDCORE 2.7 3.1 2.0 VDD 0.3 1.5 0.05 Typ Max 3.6 3.6 3.6 2.7 VDD + 0.3 0.7 Units V V V V V V V See Section 4.3 Power-on Reset (POR) for details Conditions ENVREG tied to VSS ENVREG tied to VDD Ethernet module enabled (ECON2<5> = 1) PIC18F97J60 Family (Industrial) Param No. D001 Symbol VDD
D001B D001C D002 D003 D004
VDDCORE External Supply for Microcontroller Core AVDD VDR VPOR SVDD Analog Supply Voltage RAM Data Retention Voltage(1) VDD Power-on Reset Voltage VDD Rise Rate to ensure internal Power-on Reset
V/ms See Section 4.3 Power-on Reset (POR) for details
Note 1:
This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.
Preliminary
DS39762C-page 415
PIC18F97J60 FAMILY
27.2 DC Characteristics: Power-Down and Supply Current PIC18F97J60 Family (Industrial)
Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Typ Max Units Conditions
PIC18F97J60 Family (Industrial) Param No. Device Power-Down Current (IPD)(1) All devices
19.0 21.0 45.0
69.0 69.0 149.0 104.0 104.0 184.0 203.0 203.0 209.0
A A A A A A A A A
-40C +25C +85C -40C +25C +85C -40C +25C +85C
VDD = 2.0V, VDDCORE = 2.0V(4) (Sleep mode) VDD = 2.5V, VDDCORE = 2.5V(4) (Sleep mode) VDD = 3.3V(5) (Sleep mode)
All devices
26.0 29.0 60.0
All devices
40.0 44.0 105.0
Note 1:
2:
3: 4: 5: 6:
The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.). The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified. Standard, low-cost 32 kHz crystals have an operating temperature range of -10C to +70C. Extended temperature crystals are available at a much higher cost. Voltage regulator disabled (ENVREG = 0, tied to VSS). Voltage regulator enabled (ENVREG = 1, tied to VDD). For IETH, the specified current includes current sunk through TPOUT+ and TPOUT-. LEDA and LEDB are disabled for all testing.
DS39762C-page 416
Preliminary
PIC18F97J60 FAMILY
27.2 DC Characteristics: Power-Down and Supply Current PIC18F97J60 Family (Industrial) (Continued)
PIC18F97J60 Family (Industrial) Param No. Device Supply Current (IDD)(2,3) All devices
12.0 12.0 74.0
34.0 34.0 108.0 45.0 45.0 126.0 168.0 168.0 246.0 32.0 32.0 98.0 35.0 35.0 95.0 152.0 152.0 225.0
A A A A A A A A A A A A A A A A A A
-40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C
VDD = 2.0V, VDDCORE = 2.0V(4) FOSC = 31 kHz (RC_RUN mode, Internal Oscillator Source)
All devices
20.0 20.0 82.0
VDD = 2.5V, VDDCORE = 2.5V(4)
All devices 105.0 105.0 182.0 All devices 8.0 8.0 62.0 All devices 12.0 12.0 70.0 All devices 90.0 90.0 170.0 Note 1:
VDD = 3.3V(5)
VDD = 2.0V, VDDCORE = 2.0V(4) FOSC = 31 kHz (RC_IDLE mode, Internal Oscillator Source)
VDD = 3.3V(5)
2:
3: 4: 5: 6:
Preliminary
DS39762C-page 417
PIC18F97J60 FAMILY
PIC18F97J60 Family (Industrial) Param No. Device Supply Current (IDD)(2) All devices
0.8 0.8 0.9
1.5 1.5 1.7 1.8 1.8 2.0 3.4 3.4 3.4 14.5 14.5 14.5 18.4 18.4 18.4 19.8 19.8 19.8 21.6 21.6 21.6
mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA
-40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C
VDD = 2.0V, VDDCORE = 2.0V(4) FOSC = 1 MHZ (PRI_RUN mode, EC oscillator)
All devices
1.1 1.1 1.2
All devices
2.1 2.0 2.1
VDD = 3.3V(5)
All devices
9.2 9.0 9.2
All devices
13.0 12.4 13.0
VDD = 3.3V(5)
FOSC = 25 MHz (PRI_RUN mode, EC oscillator)
All devices
13.4 13.0 13.4
All devices
14.5 14.4 14.5
VDD = 3.3V(5)
FOSC = 41.6667 MHZ (PRI_RUN mode, EC oscillator)
Note 1:
2:
3: 4: 5: 6:
DS39762C-page 418
Preliminary
PIC18F97J60 FAMILY
2.8 2.5 2.8
5.2 5.2 5.2 6.4 6.4 6.4 11.0 11.0 11.0 12.5 12.5 12.5 14.5 14.5 14.5 18.4 18.4 18.4 19.8 19.8 19.8 21.6 21.6 21.6
mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA
-40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C
All devices
3.6 3.3 3.6
VDD = 3.3V(5)
FOSC = 25 MHZ, 2.7778 MHz internal (PRI_RUN HS mode)
All devices
6.4 6.0 6.4
All devices
7.8 7.4 7.8
VDD = 3.3V(5)
FOSC = 25 MHZ, 13.8889 MHz internal (PRI_RUN HSPLL mode)
All devices
9.2 9.0 9.2
All devices
13.0 12.4 13.0
VDD = 3.3V(5)
FOSC = 25 MHZ, 25 MHz internal (PRI_RUN HS mode)
All devices
13.4 13.0 13.4
All devices
14.5 14.4 14.5
VDD = 3.3V(5)
FOSC = 25 MHZ, 41.6667 MHz internal (PRI_RUN HSPLL mode)
Note 1:
2:
3: 4: 5: 6:
Preliminary
DS39762C-page 419
PIC18F97J60 FAMILY
0.5 0.5 0.6
1.1 1.1 1.2 1.4 1.4 1.5 2.6 2.6 2.6 9.5 9.5 9.5 13.2 13.2 13.2 14.0 14.0 14.0 16.0 16.0 16.0
mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA
-40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C
VDD = 2.0V, VDDCORE = 2.0V(4) FOSC = 1 MHz (PRI_IDLE mode, EC oscillator)
All devices
0.9 0.9 1.0
All devices
1.9 1.8 1.9
VDD = 3.3V(5)
All devices
5.9 5.6 5.9
All devices
7.5 7.2 7.5
VDD = 3.3V(5)
FOSC = 25 MHZ (PRI_IDLE mode, EC oscillator)
All devices
8.6 8.0 8.6
All devices
9.8 9.4 9.8
VDD = 3.3V(5)
FOSC = 41.6667 MHz (PRI_IDLE mode, EC oscillator)
Note 1:
2:
3: 4: 5: 6:
DS39762C-page 420
Preliminary
PIC18F97J60 FAMILY
22.0 22.0 78.0
45.0 45.0 114.0 52.0 52.0 135.0 168.0 168.0 246.0 37.0 37.0 105.0 40.0 40.0 98.0 152.0 152.0 225.0
A A A A A A A A A A A A A A A A A A
-10C +25C +70C -10C +25C +70C -10C +25C +70C -10C +25C +70C -10C +25C +70C -10C +25C +70C
VDD = 2.0V, VDDCORE = 2.0V(4) FOSC = 32 kHz(3) (SEC_RUN mode, Timer1 as clock)
All devices
27.0 27.0 92.0
All devices 106.0 106.0 188.0 All devices 18.0 18.0 75.0 All devices 21.0 21.0 84.0 All devices 94.0 94.0 182.0 Note 1:
VDD = 3.3V(5)
VDD = 2.0V, VDDCORE = 2.0V(4) FOSC = 32 kHz(3) (SEC_IDLE mode, Timer1 as clock)
VDD = 3.3V(5)
2:
3: 4: 5: 6:
Preliminary
DS39762C-page 421
PIC18F97J60 FAMILY
PIC18F97J60 Family (Industrial) Param No. D022 (IWDT) Device
Module Differential Currents (IWDT, IOSCB, IAD, IETH) Watchdog Timer 2.4 7.0 A -40C 2.4 12.0 3.0 3.0 14.0 5.0 5.0 19.0 12.0 12.0 24.0 13.0 13.0 26.0 14.0 14.0 29.0 7.0 19.0 8.0 8.0 22.0 12.0 12.0 30.0 20.0 20.0 36.0 21.0 21.0 38.0 25.0 25.0 40.0 10.0 10.0 11.0 156.0 214.0 A A A A A A A A A A A A A A A A A A A A mA mA +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C
VDD = 2.0V, VDDCORE = 2.0V(4) VDD = 2.5V, VDDCORE = 2.5V(4)
VDD = 3.3V(5)
D025 (IOSCB)
Timer1 Oscillator
VDD = 2.0V, 32 kHz on Timer1(3) VDDCORE = 2.0V(4) VDD = 2.5V, 32 kHz on Timer1(3) VDDCORE = 2.5V(4)
VDD = 3.3V(5) VDD = 2.0V, VDDCORE = 2.0V(4)
32 kHz on Timer1(3)
D026 (IAD)
A/D Converter
1.2 1.2
A/D on, not converting VDD = 2.5V, VDDCORE = 2.5V(4) VDD = 3.3V(5) VDD = 3.3V(5) No transmit activity Transmission in progress
D027 IETH(6) Note 1:
1.2 Ethernet Module 130.0 180.0
2:
3: 4: 5: 6:
DS39762C-page 422
Preliminary
PIC18F97J60 FAMILY
27.3 DC Characteristics: PIC18F97J60 Family (Industrial)
Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Characteristic Input Low Voltage All I/O ports: D030 D031 D032 D033 D033A D034 VIH D040 D041 with TTL buffer with Schmitt Trigger buffer MCLR OSC1 OSC1 T13CKI Input High Voltage I/O ports, with analog functions: with TTL buffer with Schmitt Trigger buffer I/O ports, digital only: with TTL buffer with Schmitt Trigger buffer D042 D043 D043A D044 IIL D060 D061 D063 IPU D070 Note 1: IPURB MCLR OSC1 OSC1 T13CKI Input Leakage Current(1) I/O ports MCLR OSC1 Weak Pull-up Current PORTB, PORTD, PORTE, PORTJ 80 400 A VDD = 3.3V, VPIN = VSS 1 1 1 A A A VSS VPIN VDD, Pin at high-impedance Vss VPIN VDD Vss VPIN VDD 0.25 VDD + 0.8V 0.8 VDD 0.8 VDD 0.7 VDD 0.8 VDD 1.6 5.5 5.5 VDD VDD VDD VDD V V V V V V HS, HSPLL modes EC mode 0.25 VDD + 0.8V 0.8 VDD VDD VDD V V VSS VSS VSS VSS VSS VSS VSS 0.15VDD 0.8 0.2 VDD 0.2 VDD 0.3 VDD 0.2 VDD 0.3 V V V V V V V HS, HSPLL modes EC mode VDD <2.7V 2.7V VDD 3.6V Min Max Units Conditions DC CHARACTERISTICS Param Symbol No. VIL
Negative current is defined as current sourced by the pin.
Preliminary
DS39762C-page 423
PIC18F97J60 FAMILY
27.3 DC Characteristics: PIC18F97J60 Family (Industrial) (Continued)
Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Characteristic Output Low Voltage I/O ports: PORTD, PORTE, PORTJ PORTA<5:2>, PORTF, PORTG, PORTH PORTA<1:0>, PORTB, PORTC D083 VOH D090 OSC2/CLKO (EC, ECPLL modes) Output High Voltage(1) I/O ports: PORTD, PORTE, PORTJ PORTA<5:2>, PORTF, PORTG, PORTH PORTA<1:0>, PORTB, PORTC D092 OSC2/CLKO (EC, ECPLL modes) Capacitive Loading Specs on Output Pins D100 COSC2 OSC2 pin 15 pF In HS mode when external clock is used to drive OSC1 To meet the AC timing specifications I2C specification 2.4 2.4 2.4 2.4 V V V V V IOH = -4 mA, VDD = 3.3V, -40C to +85C IOH = -2 mA, VDD = 3.3V, -40C to +85C IOH = -8 mA, VDD = 3.3V, -40C to +85C IOH = -1.0 mA, VDD = 3.3V, -40C to +85C 0.4 0.4 0.4 0.4 V V V V IOL = 4 mA, VDD = 3.3V, -40C to +85C IOL = 2 mA, VDD = 3.3V, -40C to +85C IOL = 8 mA, VDD = 3.3V, -40C to +85C IOL = 2 mA, VDD = 3.3V, -40C to +85C Min Max Units Conditions DC CHARACTERISTICS Param Symbol No. VOL D080
D101 D102 Note 1:
CIO CB
All I/O pins and OSC2 (in Internal RC mode, EC, ECPLL) SCLx, SDAx
50 400
pF pF
Negative current is defined as current sourced by the pin.
DS39762C-page 424
Preliminary
PIC18F97J60 FAMILY
TABLE 27-1: MEMORY PROGRAMMING REQUIREMENTS
Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Characteristic Program Flash Memory D130 D131 EP VPR Cell Endurance VDD for Read Voltage for Self-Timed Erase or Write VDD VDDCORE Self-Timed Write Cycle Time 100 VMIN 1K 3.6 E/W -40C to +85C V VMIN = Minimum operating voltage Min Typ Max Units Conditions DC CHARACTERISTICS Param No. Sym
D132B VPEW
2.70 2.35 20
2.8 10
3.6 2.7
V V ms
ENVREG tied to VDD ENVREG tied to VSS
D133A TIW D134 D135
TRETD Characteristic Retention IDDP Supply Current during Programming
Year Provided no other specifications are violated mA Ethernet module disabled
Data in Typ column is at 3.3V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested.
Preliminary
DS39762C-page 425
PIC18F97J60 FAMILY
TABLE 27-2:
Param No. D300 D301 D302 300 301 * Note 1:
COMPARATOR SPECIFICATIONS
Operating Conditions: 3.0V VDD 3.6V, -40C TA +85C (unless otherwise stated) Sym VIOFF VICM CMRR TRESP TMC2OV Characteristics Input Offset Voltage* Input Common-Mode Voltage* Common-Mode Rejection Ratio* Response Time(1)* Comparator Mode Change to Output Valid* Min 0 55 Typ 5.0 150 Max 10 AVDD 1.5 400 10 Units mV V dB ns s Comments
These parameters are characterized but not tested. Response time measured with one comparator input at (AVDD 1.5)/2, while the other input transitions from VSS to AVDD.
TABLE 27-3:
Param No. D310 D311 D312 310 Note 1:
VOLTAGE REFERENCE SPECIFICATIONS
Operating Conditions: 3.0V VDD 3.6V, -40C TA +85C (unless otherwise stated) Sym VRES VRAA VRUR TSET Characteristics Resolution Absolute Accuracy Unit Resistor Value (R) Settling Time(1) Min VDD/24 Typ 2k Max VDD/32 1/2 10 Units LSb LSb s Comments
Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from 0000 to 1111.
TABLE 27-4:
Param No.
INTERNAL VOLTAGE REGULATOR SPECIFICATIONS
Operating Conditions: -40C TA +85C (unless otherwise stated) Sym VRGOUT CF Characteristics Regulator Output Voltage External Filter Capacitor Value Min 1 Typ 2.5 10 Max Units V F Capacitor must be low series resistance Comments
DS39762C-page 426
Preliminary
PIC18F97J60 FAMILY
27.4
27.4.1
AC (Timing) Characteristics
TIMING PARAMETER SYMBOLOGY
The timing parameter symbols have been created following one of the following formats: 1. TppS2ppS 2. TppS T F Frequency Lowercase letters (pp) and their meanings: pp cc ECCP1 ck CLKO cs CS di SDIx do SDOx dt Data in io I/O port mc MCLR Uppercase letters and their meanings: S F Fall H High I Invalid (High-Impedance) L Low I2C only AA Output access BUF Bus free TCC:ST (I2C specifications only) CC HD Hold ST DAT DATA input hold STA Start condition 3. TCC:ST 4. Ts T (I2C specifications only) (I2C specifications only) Time
osc rd rw sc ss t0 t1 wr
OSC1 RD RD or WR SCKx SSx T0CKI T13CKI WR
P R V Z High Low
Period Rise Valid High-Impedance High Low
SU STO
Setup Stop condition
Preliminary
DS39762C-page 427
PIC18F97J60 FAMILY
27.4.2 TIMING CONDITIONS
The temperature and voltages specified in Table 27-5 apply to all timing specifications unless otherwise noted. Figure 27-3 specifies the load conditions for the timing specifications.
TABLE 27-5:
TEMPERATURE AND VOLTAGE SPECIFICATIONS AC

Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Operating voltage VDD range as described in DC spec Section 27.1 and Section 27.3.
AC CHARACTERISTICS
FIGURE 27-3:
LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS

Load Condition 1 VDD/2 RL Load Condition 2
Pin VSS
CL
Pin VSS
CL
RL = 464 CL = 50 pF CL = 15 pF for all pins except OSC2/CLKO and including D and E outputs as ports for OSC2/CLKO
DS39762C-page 428
Preliminary
PIC18F97J60 FAMILY
27.4.3 TIMING DIAGRAMS AND SPECIFICATIONS EXTERNAL CLOCK TIMING (ALL MODES EXCEPT PLL)
Q4 Q1 Q2 Q3 Q4 Q1
FIGURE 27-4:
OSC1
1 2 3 3 4 4
CLKO
TABLE 27-6:
Param. No. 1A 1 2 3 4 5 Note 1:
EXTERNAL CLOCK TIMING REQUIREMENTS

Characteristic External CLKI Frequency(1) Oscillator Frequency(1) External CLKI Period(1) Time(1) Min DC 6 24 40 96 10 Max 41.6667 25 167 7.5 50 Units MHz MHz ns ns ns ns ns ppm Conditions EC Oscillator mode HS Oscillator mode EC Oscillator mode HS Oscillator mode TCY = 4/FOSC, Industrial EC Oscillator mode EC Oscillator mode Ethernet module enabled
Symbol FOSC TOSC TCY TOSL, TOSH TOSR, TOSF
Oscillator Period(1) Instruction Cycle External Clock in (OSC1) High or Low Time External Clock in (OSC1) Rise or Fall Time Clock Frequency Tolerance
Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at min. values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the max. cycle time limit is DC (no clock) for all devices.
Preliminary
DS39762C-page 429
PIC18F97J60 FAMILY
TABLE 27-7:
Param No. F10 F11 F12 F13 Sym
PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.6V TO 3.6V)

Characteristic Min 8 8 20 -2 Typ Max 25 37.5 62.5 2 +2 Units Conditions
FOSC Oscillator Frequency Range FSYS trc CLK On-Chip VCO System Frequency PLL Start-up Time (Lock Time) CLKO Stability (Jitter)
MHz HSPLL mode MHz ECPLL mode MHz ms %
Data in Typ column is at 3.3V, 25C, unless otherwise stated. These parameters are for design guidance only and are not tested.
TABLE 27-8:
Param No. Note 1:
AC CHARACTERISTICS: INTERNAL RC ACCURACY PIC18F97J60 FAMILY (INDUSTRIAL)

Characteristic Min 21.7 Typ Max 40.3 Units kHz Conditions
INTRC Accuracy @ Freq = 31 kHz(1)
INTRC frequency changes as VDDCORE changes.
DS39762C-page 430
Preliminary
PIC18F97J60 FAMILY
FIGURE 27-5: CLKO AND I/O TIMING
Q4 OSC1 10 CLKO 13 I/O pin (Input) 17 I/O pin (Output) Old Value 20, 21 Note: Refer to Figure 27-3 for load conditions. 15 New Value 12 14 19 18 16 11 Q1 Q2 Q3
TABLE 27-9:
Param No. 10 11 12 13 14 15 16 17 18 19 20 21 22 23 Symbol
CLKO AND I/O TIMING REQUIREMENTS

Characteristic Min 0.25 TCY + 25 0 100 0 TCY TCY Typ 75 75 15 15 50 Max 200 200 30 30 0.5 TCY + 20 150 6 5 Units Conditions ns ns ns ns ns ns ns ns ns ns ns ns ns ns
TOSH2CKL OSC1 to CLKO TOSH2CKH OSC1 to CLKO TCKR TCKF CLKO Rise Time CLKO Fall Time
TCKL2IOV CLKO to Port Out Valid TIOV2CKH Port In Valid before CLKO TCKH2IOI TOSH2IOI Port In Hold after CLKO OSC1 (Q2 cycle) to Port Input Invalid (I/O in hold time) TOSH2IOV OSC1 (Q1 cycle) to Port Out Valid
TIOV2OSH Port Input Valid to OSC1 (I/O in setup time) TIOR TIOF TINP TRBP Port Output Rise Time Port Output Fall Time INTx pin High or Low Time RB7:RB4 Change INTx High or Low Time
These parameters are asynchronous events not related to any internal clock edges.
Preliminary
DS39762C-page 431
PIC18F97J60 FAMILY
FIGURE 27-6: PROGRAM MEMORY READ TIMING DIAGRAM
Q1 OSC1 A<19:16> BA0 AD<15:0>
Address Address Data from External Address Address
Q2
Q3
Q4
Q1
Q2
150 151
160 155 166 167 168
163 162 161
ALE
164 169 171
CE 171A OE 165 Operating Conditions: 2.0V < VCC < 3.6V, -40C < TA < +125C unless otherwise stated.
TABLE 27-10: CLKO AND I/O TIMING REQUIREMENTS

Param. No 150 151 155 160 161 162 163 164 165 166 167 168 169 171 171A Symbol TadV2alL TalL2adl TalL2oeL TadZ2oeL Characteristics Address Out Valid to ALE (address setup time) ALE to Address Out Invalid (address hold time) ALE to OE AD high-Z to OE (bus release to OE) Min 0.25 TCY 10 5 10 0 0.125 TCY 5 20 0 0.5 TCY 5 0.75 TCY 25 0.625 TCY 10 0.25 TCY 20 Typ 0.125 TCY TCY 0.5 TCY 0.25 TCY Max 0.5 TCY 25 0.625 TCY + 10 10 Units ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
ToeH2adD OE to AD Driven TadV2oeH Least Significant Data Valid before OE (data setup time) ToeH2adl TalH2alL TalH2alH Tacc Toe TalL2oeH TalH2csL OE to Data In Invalid (data hold time) ALE Pulse Width ALE to ALE (cycle time) Address Valid to Data Valid OE to Data Valid ALE to OE Chip Enable Active to ALE
ToeL2oeH OE Pulse Width
TubL2oeH AD Valid to Chip Enable Active
DS39762C-page 432
Preliminary
PIC18F97J60 FAMILY
FIGURE 27-7: PROGRAM MEMORY WRITE TIMING DIAGRAM
Q1 OSC1 A<19:16> BA0
Address Address
Q2
Q3
Q4
Q1
Q2
166 AD<15:0>
Address Data Address
150 151 ALE 171 CE 171A
153 156
154 WRH or WRL UB or LB 157 157A
Operating Conditions: 2.0V < VCC < 3.6V, -40C < TA < +125C unless otherwise stated.
TABLE 27-11: PROGRAM MEMORY WRITE TIMING REQUIREMENTS

Param. No 150 151 153 154 156 157 157A 166 171 171A Symbol TadV2alL TalL2adl TwrH2adl TwrL Characteristics Address Out Valid to ALE (address setup time) ALE to Address Out Invalid (address hold time) WRn to Data Out Invalid (data hold time) WRn Pulse Width Min 0.25 TCY 10 5 5 0.5 TCY 5 0.5 TCY 10 0.25 TCY 0.125 TCY 5 0.25 TCY 20 Typ 0.5 TCY 0.25 TCY Max 10 Units ns ns ns ns ns ns ns ns ns ns
TadV2wrH Data Valid before WRn (data setup time) TbsV2wrL Byte Select Valid before WRn (byte select setup time) TwrH2bsI TalH2alH TalH2csL WRn to Byte Select Invalid (byte select hold time) ALE to ALE (cycle time) Chip Enable Active to ALE
TubL2oeH AD Valid to Chip Enable Active
Preliminary
DS39762C-page 433
PIC18F97J60 FAMILY
FIGURE 27-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING
VDD
MCLR 30 Internal POR 33 PWRT Time-out Oscillator Time-out Internal Reset Watchdog Timer Reset 34 I/O pins 32
31 34
Note:
Refer to Figure 27-3 for load conditions.
TABLE 27-12: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS
Param. Symbol No. 30 31 32 33 34 TMCL TWDT TOST TPWRT TIOZ Characteristic MCLR Pulse Width (low) Watchdog Timer Time-out Period (no postscaler) Oscillation Start-up Timer Period Power-up Timer Period I/O High-Impedance from MCLR Low or Watchdog Timer Reset Min 2 2.8 1024 TOSC 46.2 Typ 4.1 66 Max 5.4 1024 TOSC 85.8 3TCY + 2 415 Units s ms ms s s System clock available System clock unavailable (Sleep mode or primary oscillator off) TOSC = OSC1 period Conditions
38
TCSD
CPU Start-up Time
200
DS39762C-page 434
Preliminary
PIC18F97J60 FAMILY
FIGURE 27-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS
T0CKI
40 42 T1OSO/T13CKI
41
45 47 TMR0 or TMR1 Note: Refer to Figure 27-3 for load conditions.
46
48
TABLE 27-13: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No. 40 41 42 Symbol TT0H TT0L TT0P Characteristic T0CKI High Pulse Width T0CKI Low Pulse Width T0CKI Period No prescaler With prescaler No prescaler With prescaler No prescaler With prescaler Min 0.5 TCY + 20 10 0.5 TCY + 20 10 TCY + 10 Greater of: 20 ns or (TCY + 40)/N 0.5 TCY + 20 10 30 0.5 TCY + 5 10 30 Greater of: 20 ns or (TCY + 40)/N 60 DC 2 TOSC Max Units ns ns ns ns ns ns N = prescale value (1, 2, 4,..., 256) Conditions
45
TT1H
T13CKI High Synchronous, no prescaler Time Synchronous, with prescaler Asynchronous T13CKI Low Synchronous, no prescaler Time Synchronous, with prescaler Asynchronous T13CKI Input Synchronous Period Asynchronous
ns ns ns ns ns ns ns N = prescale value (1, 2, 4, 8)
46
TT1L
47
TT1P
50 7 TOSC
ns kHz
FT 1 48
T13CKI Oscillator Input Frequency Range
TCKE2TMRI Delay from External T13CKI Clock Edge to Timer Increment
Preliminary
DS39762C-page 435
PIC18F97J60 FAMILY
FIGURE 27-10: CAPTURE/COMPARE/PWM TIMINGS (INCLUDING ECCPx MODULES)
CCPx (Capture Mode)
50 52
51
CCPx (Compare or PWM Mode) 53 Note: Refer to Figure 27-3 for load conditions. 54
TABLE 27-14: CAPTURE/COMPARE/PWM REQUIREMENTS (INCLUDING ECCPx MODULES)

Param Symbol No. 50 51 52 53 54 TCCL TCCH TCCP TCCR TCCF Characteristic CCPx Input Low No prescaler Time With prescaler CCPx Input High Time No prescaler With prescaler Min 0.5 TCY + 20 10 0.5 TCY + 20 10 3 TCY + 40 N Max 25 25 Units ns ns ns ns ns ns ns N = prescale value (1, 4 or 16) Conditions
CCPx Input Period CCPx Output Fall Time CCPx Output Fall Time
TABLE 27-15: PARALLEL SLAVE PORT REQUIREMENTS

Param. No. 62 63 64 65 66 Symbol TdtV2wrH TwrH2dtI TrdL2dtV TrdH2dtI TibfINH Characteristic Data In Valid before WR or CS (setup time) WR or CS to DataIn Invalid (hold time) RD and CS to DataOut Valid RD or CS to DataOut Invalid Inhibit of the IBF Flag bit being Cleared from WR or CS Min 20 20 10 Max 80 30 3 TCY Units ns ns ns ns Conditions
DS39762C-page 436
Preliminary
PIC18F97J60 FAMILY
FIGURE 27-11: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)
SCKx (CKP = 0) 78 SCKx (CKP = 1) 79 MSb 75, 76 SDIx MSb In 74 73 bit 6 - - - - 1 LSb In bit 6 - - - - - - 1 78 LSb 79
80 SDOx
Note:
TABLE 27-16: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param No. 73 74 75 76 78 79 80 Symbol TDIV2SCH, TDIV2SCL TSCH2DIL, TSCL2DIL TDOR TDOF TSCR TSCF Characteristic Setup Time of SDIx Data Input to SCKx Edge Hold Time of SDIx Data Input to SCKx Edge SDOx Data Output Rise Time SDOx Data Output Fall Time SCKx Output Rise Time SCKx Output Fall Time Min 100 100 Max Units 25 25 25 25 50 ns ns ns ns ns ns ns Conditions
TSCH2DOV, SDOx Data Output Valid after SCKx Edge TSCL2DOV
Preliminary
DS39762C-page 437
PIC18F97J60 FAMILY
FIGURE 27-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)
81 SCKx (CKP = 0) 79
73 SCKx (CKP = 1)
80 78 MSb 75, 76 bit 6 - - - - - - 1 LSb
SDOx
SDIx
MSb In 74
bit 6 - - - - 1
LSb In
Note:
TABLE 27-17: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No. 73 74 75 76 78 79 80 81 Symbol TDIV2SCH, TDIV2SCL TSCH2DIL, TSCL2DIL TDOR TDOF TSCR TSCF Characteristic Setup Time of SDIx Data Input to SCKx Edge Hold Time of SDIx Data Input to SCKx Edge SDOx Data Output Rise Time SDOx Data Output Fall Time SCKx Output Rise Time SCKx Output Fall Time Min 100 100 TCY Max Units 25 25 25 25 50 ns ns ns ns ns ns ns ns Conditions
TSCH2DOV, SDOx Data Output Valid after SCKx Edge TSCL2DOV TDOV2SCH, SDOx Data Output Setup to SCKx Edge TDOV2SCL
DS39762C-page 438
Preliminary
PIC18F97J60 FAMILY
FIGURE 27-13:
SSx 70 SCKx (CKP = 0) 71 72 83
EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)
SCKx (CKP = 1) 80 SDOx MSb 75, 76 SDIx SDI MSb In 74 73 Note: Refer to Figure 27-3 for load conditions. bit 6 - - - - 1 LSb In bit 6 - - - - - - 1 LSb 77
TABLE 27-18: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)
Param No. 70 71 71A 72 72A 73 73A 74 75 76 77 80 83 Note 1: 2: TSCL SCKx Input Low Time Symbol Characteristic Min TCY Continuous Single Byte Continuous Single Byte TDIV2SCH, Setup Time of SDIx Data Input to SCKx Edge TDIV2SCL TB2B TSCH2DIL, Hold Time of SDIx Data Input to SCKx Edge TSCL2DIL TDOR TDOF SDOx Data Output Rise Time SDOx Data Output Fall Time 1.25 TCY + 30 40 1.25 TCY + 30 40 100 Max Units Conditions 25 25 50 50 ns ns ns ns ns ns ns ns ns ns ns ns ns (Note 2) (Note 1) (Note 1)
TSSL2SCH, SSx to SCKx or SCKx Input TSSL2SCL TSCH SCKx Input High Time
Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2 1.5 TCY + 40 100 10 1.5 TCY + 40
TSSH2DOZ SSx to SDOx Output High-impedance TSCH2DOV, SDOx Data Output Valid after SCKx Edge TSCL2DOV TSCH2SSH, SSx after SCKx Edge TSCL2SSH Requires the use of Parameter #73A. Only if Parameter #71A and #72A are used.
Preliminary
DS39762C-page 439
PIC18F97J60 FAMILY
FIGURE 27-14:
SSx 70 83 71 72
EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)

82
SCKx (CKP = 0)
SCKx (CKP = 1) 80
SDOx
MSb 75, 76
bit 6 - - - - - - 1
LSb 77
SDI SDIx
MSb In 74
bit 6 - - - - 1
LSb In
Note:
TABLE 27-19: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param No. 70 71 71A 72 72A 73A 74 75 76 77 80 82 83 TB2B TSCL SCKx Input Low Time Symbol Characteristic Min TCY Continuous Single Byte Continuous Single Byte TSCH2DIL, Hold Time of SDIx Data Input to SCKx Edge TSCL2DIL TDOR TDOF SDOx Data Output Rise Time SDOx Data Output Fall Time 1.25 TCY + 30 40 1.25 TCY + 30 40 100 10 1.5 TCY + 40 Max Units Conditions 25 25 50 50 50 ns ns ns ns ns ns ns ns ns ns ns ns ns (Note 1) (Note 2) (Note 1)
TSSL2SCH, SSx to SCKx or SCKx Input TSSL2SCL TSCH SCKx Input High Time
Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2 1.5 TCY + 40
TSSH2DOZ SSx to SDOx Output High-Impedance TSCH2DOV, SDOx Data Output Valid after SCKx Edge TSCL2DOV TSSL2DOV SDOx Data Output Valid after SSx Edge TSCH2SSH, SSx after SCKx Edge TSCL2SSH Requires the use of Parameter #73A. Only if Parameter #71A and #72A are used.
Note 1: 2:
DS39762C-page 440
Preliminary
PIC18F97J60 FAMILY
FIGURE 27-15: I2C BUS START/STOP BITS TIMING
SCLx 90 SDAx
91 92
93
Start Condition
Stop Condition
Note:
TABLE 27-20: I2C BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. Symbol No. 90 91 92 93 TSU:STA THD:STA TSU:STO Setup Time Start Condition Hold Time Stop Condition Setup Time THD:STO Stop Condition Hold Time Characteristic Start Condition 100 kHz mode 400 kHz mode 100 kHz mode 400 kHz mode 100 kHz mode 400 kHz mode 100 kHz mode 400 kHz mode Min 4700 600 4000 600 4700 600 4000 600 Max ns ns ns Units ns Conditions Only relevant for Repeated Start condition After this period, the first clock pulse is generated
FIGURE 27-16:
I2C BUS DATA TIMING

103 100 101 102
SCLx
90 91
106
107 92
SDAx In
110 109 109
SDAx Out Note: Refer to Figure 27-3 for load conditions.
Preliminary
DS39762C-page 441
PIC18F97J60 FAMILY
TABLE 27-21: I2C BUS DATA REQUIREMENTS (SLAVE MODE)
Param. Symbol No. 100 THIGH Characteristic Clock High Time 100 kHz mode Min 4.0 Max Units s Conditions PIC18F97J60 family must operate at a minimum of 1.5 MHz PIC18F97J60 family must operate at a minimum of 10 MHz PIC18F97J60 family must operate at a minimum of 1.5 MHz PIC18F97J60 family must operate at a minimum of 10 MHz
400 kHz mode
0.6
MSSP module 101 TLOW Clock Low Time 100 kHz mode
1.5 TCY 4.7
400 kHz mode
1.3
MSSP module 102 TR SDAx and SCLx Rise Time SDAx and SCLx Fall Time 100 kHz mode
1.5 TCY
1000 300 300 300 0.9 3500 400 ns ns ns ns s s s s ns s ns ns s s ns ns s s pF Time the bus must be free before a new transmission can start (Note 1) (Note 2) CB is specified to be from 10 to 400 pF Only relevant for Repeated Start condition After this period, the first clock pulse is generated CB is specified to be from 10 to 400 pF
400 kHz mode 20 + 0.1 CB 100 kHz mode
103
TF
400 kHz mode 20 + 0.1 CB 100 kHz mode 400 kHz mode 100 kHz mode 400 kHz mode 100 kHz mode 400 kHz mode 100 kHz mode 400 kHz mode 100 kHz mode 400 kHz mode 400 kHz mode 4.7 0.6 4.0 0.6 0 0 250 100 4.7 0.6 4.7 1.3
90 91 106 107 92 109 110
TSU:STA Start Condition Setup Time THD:STA Start Condition Hold Time THD:DAT Data Input Hold Time TSU:DAT Data Input Setup Time TSU:STO Stop Condition Setup Time TAA TBUF
Output Valid from Clock 100 kHz mode Bus Free Time 100 kHz mode 400 kHz mode
D102 Note 1: 2:
CB
Bus Capacitive Loading
As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions. A Fast mode I2C bus device can be used in a Standard mode I2C bus system, but the requirement, TSU:DAT 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I2C bus specification), before the SCLx line is released.
DS39762C-page 442
Preliminary
PIC18F97J60 FAMILY
FIGURE 27-17: MASTER SSP I2C BUS START/STOP BITS TIMING WAVEFORMS
SCLx 90 SDAx
91 92
93
Start Condition Note: Refer to Figure 27-3 for load conditions.
Stop Condition
TABLE 27-22: MASTER SSP I2C BUS START/STOP BITS REQUIREMENTS

Param. Symbol No. 90 TSU:STA Characteristic Start Condition Setup Time 91 THD:STA Start Condition Hold Time 92 TSU:STO Stop Condition Setup Time 93 THD:STO Stop Condition Hold Time Note 1: 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode(1) Maximum pin capacitance = 10 pF for all I
2C
Min 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) pins.
Max
Units ns
Conditions Only relevant for Repeated Start condition After this period, the first clock pulse is generated
ns
ns
ns
FIGURE 27-18:
MASTER SSP I2C BUS DATA TIMING

103 100 101 102
SCLx SDAx In
90
91
106
107
92
109
109
110
SDAx Out
Note:
Preliminary
DS39762C-page 443
PIC18F97J60 FAMILY
TABLE 27-23: MASTER SSP I2C BUS DATA REQUIREMENTS
Param. Symbol No. 100 THIGH Characteristic Clock High Time 100 kHz mode 400 kHz mode 1 MHz mode(1) 101 TLOW Clock Low Time 100 kHz mode 400 kHz mode 1 MHz mode 102 TR
(1)
Min 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 20 + 0.1 CB 20 + 0.1 CB 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 0 0 TBD 250 100 TBD 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 4.7 1.3 TBD
Max 1000 300 300 300 300 100 0.9 3500 1000 400
Units ms ms ms ms ms ms ns ns ns ns ns ns ms ms ms ms ms ms ns ms ns ns ns ns ms ms ms ns ns ns ms ms ms pF
Conditions
SDAx and SCLx 100 kHz mode Rise Time 400 kHz mode 1 MHz mode(1) SDAx and SCLx 100 kHz mode Fall Time 400 kHz mode 1 MHz mode(1) Start Condition Setup Time 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode
(1)
CB is specified to be from 10 to 400 pF CB is specified to be from 10 to 400 pF Only relevant for Repeated Start condition After this period, the first clock pulse is generated
103
TF
90
TSU:STA
91
THD:STA Start Condition Hold Time THD:DAT Data Input Hold Time TSU:DAT Data Input Setup Time
106
107
(Note 2)
92
TSU:STO Stop Condition Setup Time TAA Output Valid from Clock Bus Free Time
109
110
TBUF
100 kHz mode 400 kHz mode 1 MHz mode(1)
Time the bus must be free before a new transmission can start
D102
CB
Bus Capacitive Loading
Legend: TBD = To Be Determined Note 1: Maximum pin capacitance = 10 pF for all I2C pins. 2: A Fast mode I2C bus device can be used in a Standard mode I2C bus system, but parameter #107 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCLx line is released.
DS39762C-page 444
Preliminary
PIC18F97J60 FAMILY
FIGURE 27-19:
TXx/CKx pin RXx/DTx pin 120 Note: Refer to Figure 27-3 for load conditions. 122
EUSARTx SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING
121
121
TABLE 27-24: EUSARTx SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No. 120 121 122 Symbol Characteristic Min Max Units Conditions
TCKH2DTV SYNC XMIT (MASTER and SLAVE) Clock High to Data Out Valid TCKRF TDTRF Clock Out Rise Time and Fall Time (Master mode) Data Out Rise Time and Fall Time
40 20 20
ns ns ns
FIGURE 27-20:
TXx/CKx pin RXx/DTx pin
EUSARTx SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING
125
126 Note: Refer to Figure 27-3 for load conditions.
TABLE 27-25: EUSARTx SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No. 125 126 Symbol Characteristic Min Max Units Conditions
TDTV2CKL SYNC RCV (MASTER and SLAVE) Data Hold before CKx (DTx hold time) TCKL2DTL Data Hold after CKx (DTx hold time)
10 15
ns ns
Preliminary
DS39762C-page 445
PIC18F97J60 FAMILY
TABLE 27-26: A/D CONVERTER CHARACTERISTICS: PIC18F97J60 FAMILY (INDUSTRIAL)
Param Symbol No. A01 A03 A04 A06 A07 A10 A20 NR EIL EDL EOFF EGN VREF Characteristic Resolution Integral Linearity Error Differential Linearity Error Offset Error Gain Error Monotonicity Reference Voltage Range (VREFH VREFL) 1.8 3 VREFL AVSS VREFL Min Typ Guaranteed(1) AVDD + 0.5 AVDD VREFH VREFH 2.5 5 1000 Max 10 <1 <1 <3 <3 Units bit Conditions VREF 2.0V
LSb VREF 2.0V LSb VREF 2.0V LSb VREF 2.0V LSb VREF 2.0V V V V V V V k A A During VAIN acquisition. During A/D conversion cycle. VSS VAIN VREF VDD < 3.0V VDD 3.0V
VREFSUM Reference Voltage Sum (VREFH + VREFL) A21 A22 A25 A30 A50 VREFH VREFL VAIN ZAIN IREF Reference Voltage High Reference Voltage Low Analog Input Voltage Recommended Impedance of Analog Voltage Source VREF Input Current(2)
Note 1: 2:
The A/D conversion result never decreases with an increase in the input voltage and has no missing codes. VREFH current is from RA3/AN3/VREF+ pin or AVDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF- pin or AVSS, whichever is selected as the VREFL source.
FIGURE 27-21:
A/D CONVERSION TIMING
BSF ADCON0, GO (Note 2) Q4 A/D CLK(1) 132 131 130
A/D DATA
...
...
ADRES ADIF GO
OLD_DATA
NEW_DATA TCY DONE
SAMPLE Note 1: 2:
SAMPLING STOPPED
If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed. This is a minimal RC delay (typically 100 ns), which also disconnects the holding capacitor from the analog input.
DS39762C-page 446
Preliminary
PIC18F97J60 FAMILY
TABLE 27-27: A/D CONVERSION REQUIREMENTS
Param Symbol No. 130 131 132 135 TBD TAD TCNV TACQ TSWC TDIS Characteristic A/D Clock Period Conversion Time (not including acquisition time) (Note 2) Acquisition Time (Note 3) Switching Time from Convert Sample Discharge Time Min 0.7 TBD 11 1.4 0.2 Max 25.0(1) 1 12 (Note 4) s Units s s TAD s -40C to +85C Conditions TOSC based, VREF 2.0V A/D RC mode
Legend: Note 1: 2: 3: 4:
TBD = To Be Determined The time of the A/D clock period is dependent on the device frequency and the TAD clock divider. ADRES registers may be read on the following TCY cycle. The time for the holding capacitor to acquire the New input voltage when the voltage changes full scale after the conversion (VDD to VSS or VSS to VDD). The source impedance (RS) on the input channels is 50. On the following cycle of the device clock.
27.5
Ethernet Specifications and Requirements
TABLE 27-28: REQUIREMENTS FOR ETHERNET TRANSCEIVER EXTERNAL MAGNETICS

Parameter RX Turns Ratio TX Turns Ratio Insertion Loss Primary Inductance Transformer Isolation Differential to Common-Mode Rejection Return Loss Min 350 1.5 40 -16 Norm 1:1 1:1 Max -1.1 Units dB H dB dB 8 mA bias 0.1 to 10 MHz kVrms Required to meet IEEE 802.3 requirements Transformer Center Tap = 3.3V Conditions
Preliminary
DS39762C-page 447
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 448
Preliminary
PIC18F97J60 FAMILY
28.0
28.1
PACKAGING INFORMATION
Package Marking Information
64-Lead TQFP Example
XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX YYWWNNN 80-Lead TQFP
18F67J60I/PT e3 0710017
Example
XXXXXXXXXXXX XXXXXXXXXXXX YYWWNNN
PIC18F87J60I/PT e3 0710017
100-Lead TQFP (12x12x1 mm)
Example
PIC18F97J60I/PT e3 0710017
100-Lead TQFP (14x14x1 mm)
Example
PIC18F97J60I/PF e3 0710017
Legend: XX...X Y YY WW NNN
e3
* Note:
Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week 01) Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ( e3 ) can be found on the outer packaging for this package.
In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.
Preliminary
DS39762C-page 449
PIC18F97J60 FAMILY
28.2 Package Details
The following sections give the technical details of the packages.
64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging
D D1
E e E1
N b NOTE 1 123 NOTE 2 A c A2
A1
L1
Units Dimension Limits Number of Leads Lead Pitch Overall Height Molded Package Thickness Standoff Foot Length Footprint Foot Angle Overall Width Overall Length Molded Package Width Molded Package Length Lead Thickness Lead Width Mold Draft Angle Top Mold Draft Angle Bottom N e A A2 A1 L L1 E D E1 D1 c b 0.09 0.17 11 11 0 0.95 0.05 0.45 MIN
MILLIMETERS NOM 64 0.50 BSC 1.00 0.60 1.00 REF 3.5 12.00 BSC 12.00 BSC 10.00 BSC 10.00 BSC 0.22 12 12 0.20 0.27 13 13 7 1.20 1.05 0.15 0.75 MAX
Notes: 1. Pin 1 visual index feature may vary, but must be located within the hatched area. 2. Chamfers at corners are optional; size may vary. 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side. 4. Dimensioning and tolerancing per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only. Microchip Technology Drawing C04-085B
DS39762C-page 450
Preliminary
PIC18F97J60 FAMILY
D D1
E e E1
N 12 3 NOTE 2
NOTE 1 c
A1
A2 L1
Preliminary
DS39762C-page 451
PIC18F97J60 FAMILY
D D1
e E E1
N 1 23 NOTE 2 A L
NOTE 1 c
A1
L1
A2
DS39762C-page 452
Preliminary
PIC18F97J60 FAMILY
100-Lead Plastic Thin Quad Flatpack (PF) 14x14x1 mm Body, 2.00 mm Footprint [TQFP]
D D1
E1 E
b N NOTE 1 1 23 NOTE 2 A
A1
A2 L1
Preliminary
DS39762C-page 453
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 454
Preliminary
PIC18F97J60 FAMILY
29.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES
Graphs and tables are not available at this time.
Preliminary
DS39762C-page 455
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 456
Preliminary
PIC18F97J60 FAMILY
APPENDIX A: REVISION HISTORY APPENDIX B:
Revision A (March 2006)
Original data sheet for the PIC18F97J60 family of devices.
DEVICE DIFFERENCES
The differences between the devices listed in this data sheet are shown in Table B-1.
Revision B (October 2006)

First revision. Includes preliminary electrical specifications; revised and updated material on the Ethernet module; updated material on Reset integration; and updates to the device memory map.
Revision C (June 2007)

Corrected Table 10.2: Input Voltage Levels; added content on Ethernet modules reading and writing to the buffer; added new, 100-lead PT 12x12x1 mm TQFP package to Package Marking Information and Package Details sections; updated other package details drawings; changed Product Identification System examples.
TABLE B-1:
DEVICE DIFFERENCES BETWEEN PIC18F97J60 FAMILY MEMBERS

PIC18F66J60 PIC18F66J65 PIC18F67J60 PIC18F86J60 PIC18F86J65 PIC18F87J60 PIC18F96J60 PIC18F96J65 PIC18F97J60 128K 65532
Features
Program Memory (Bytes) Program Memory (Instructions) Interrupt Sources I/O Ports (Pins) Enhanced USART Modules MSSP Modules Parallel Slave Port Communications (PSP) External Memory Bus 10-Bit Analog-to-Digital Module Packages
64K 32764
96K 49148 26
128K 65532
64K 32764
96K 49148 27
128K 65532
64K 32764
96K 49148 29
Ports A, B, C, D, E, F, G (39) 1
Ports A, B, C, D, E, F, G, H, J Ports A, B, C, D, E, F, G, H, J (55) (70) 2 1 No No 2 Yes Yes 15 input channels 80-pin TQFP 16 input channels 100-pin TQFP
11 input channels 64-pin TQFP
Preliminary
DS39762C-page 457
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 458
Preliminary
PIC18F97J60 FAMILY
INDEX
A
A/D ................................................................................... 325 A/D Converter Interrupt, Configuring ....................... 329 Acquisition Requirements ........................................ 330 ADCAL Bit ................................................................ 333 ADCON0 Register .................................................... 325 ADCON1 Register .................................................... 325 ADCON2 Register .................................................... 325 ADRESH Register ............................................ 325, 328 ADRESL Register .................................................... 325 Analog Port Pins, Configuring .................................. 331 Associated Registers ............................................... 333 Automatic Acquisition Time ...................................... 331 Configuring the Module ............................................ 329 Conversion Clock (TAD) ........................................... 331 Conversion Requirements ....................................... 447 Conversion Status (GO/DONE Bit) .......................... 328 Conversions ............................................................. 332 Converter Calibration ............................................... 333 Converter Characteristics ........................................ 446 Operation in Power-Managed Modes ...................... 333 Special Event Trigger (ECCP) ......................... 192, 332 Use of the ECCP2 Trigger ....................................... 332 Absolute Maximum Ratings ............................................. 413 AC (Timing) Characteristics ............................................. 427 Load Conditions for Device Timing Specifications ................................................... 428 Parameter Symbology ............................................. 427 Temperature and Voltage Specifications ................................................... 428 Timing Conditions .................................................... 428 Access Bank ...................................................................... 93 ACKSTAT ........................................................................ 290 ACKSTAT Status Flag ..................................................... 290 ADCAL Bit ........................................................................ 333 ADCON0 Register ............................................................ 325 GO/DONE Bit ........................................................... 328 ADCON1 Register ............................................................ 325 ADCON2 Register ............................................................ 325 ADDFSR .......................................................................... 402 ADDLW ............................................................................ 365 ADDULNK ........................................................................ 402 ADDWF ............................................................................ 365 ADDWFC ......................................................................... 366 ADRESH Register ............................................................ 325 ADRESL Register .................................................... 325, 328 Affected Instructions .......................................................... 91 Analog-to-Digital Converter. See A/D. ANDLW ............................................................................ 366 ANDWF ............................................................................ 367 Assembler MPASM Assembler .................................................. 410 8-Bit Multiplexed Mode ............................................ 113 A/D ........................................................................... 328 Analog Input Model .................................................. 329 Baud Rate Generator .............................................. 286 Capture Mode Operation ......................................... 183 Comparator Analog Input Model .............................. 339 Comparator I/O Operating Modes ........................... 336 Comparator Output .................................................. 338 Comparator Voltage Reference ............................... 342 Comparator Voltage Reference Output Buffer Example ................................................ 343 Compare Mode Operation ....................................... 184 Connections for On-Chip Voltage Regulator ........... 354 Device Clock .............................................................. 39 Enhanced PWM ....................................................... 193 Ethernet Interrupt Logic ........................................... 225 Ethernet Module ...................................................... 205 EUSARTx Receive .................................................. 315 EUSARTx Transmit ................................................. 312 External Power-on Reset Circuit (Slow VDD Power-up) ........................................ 55 Fail-Safe Clock Monitor ........................................... 356 Generic I/O Port Operation ...................................... 135 Interrupt Logic .......................................................... 120 MSSP (I2C Master Mode) ........................................ 284 MSSP (I2C Mode) .................................................... 265 MSSP (SPI Mode) ................................................... 255 On-Chip Reset Circuit ................................................ 53 PIC18F66J60/66J65/67J60 ....................................... 11 PIC18F86J60/86J65/87J60 ....................................... 12 PIC18F96J60/96J65/97J60 ....................................... 13 PORTD and PORTE (Parallel Slave Port) ............... 159 PWM Operation (Simplified) .................................... 186 Reads from Flash Program Memory ......................... 99 Required External Components for Ethernet ........... 207 Single Comparator ................................................... 337 Table Read Operation ............................................... 95 Table Write Operation ............................................... 96 Table Writes to Flash Program Memory .................. 101 Timer0 in 16-Bit Mode ............................................. 164 Timer0 in 8-Bit Mode ............................................... 164 Timer1 ..................................................................... 168 Timer1 (16-Bit Read/Write Mode) ............................ 168 Timer2 ..................................................................... 174 Timer3 ..................................................................... 176 Timer3 (16-Bit Read/Write Mode) ............................ 176 Timer4 ..................................................................... 180 Watchdog Timer ...................................................... 353 BN .................................................................................... 368 BNC ................................................................................. 369 BNN ................................................................................. 369 BNOV .............................................................................. 370 BNZ ................................................................................. 370 BOR. See Brown-out Reset. BOV ................................................................................. 373 BRA ................................................................................. 371 BRG. See Baud Rate Generator. Brown-out Reset (BOR) ..................................................... 55 and On-Chip Voltage Regulator .............................. 354 Detecting ................................................................... 55 BSF .................................................................................. 371 BTFSC ............................................................................. 372 BTFSS ............................................................................. 372 BTG ................................................................................. 373 BZ .................................................................................... 374
B
Baud Rate Generator ....................................................... 286 BC .................................................................................... 367 BCF .................................................................................. 368 BF .................................................................................... 290 BF Status Flag ................................................................. 290 Block Diagrams 16-Bit Byte Select Mode .......................................... 111 16-Bit Byte Write Mode ............................................ 109 16-Bit Word Write Mode ........................................... 110
Preliminary
DS39762C-page 459
PIC18F97J60 FAMILY
C
C Compilers MPLAB C18 ............................................................. 410 MPLAB C30 ............................................................. 410 CALL ................................................................................ 374 CALLW ............................................................................. 403 Capture (CCP Module) ..................................................... 183 Associated Registers ............................................... 185 CCPRxH:CCPRxL Registers ................................... 183 CCPx Pin Configuration ........................................... 183 Prescaler .................................................................. 183 Software Interrupt .................................................... 183 Timer1/Timer3 Mode Selection ................................ 183 Capture (ECCP Module) .................................................. 192 Capture/Compare/PWM (CCP) ........................................ 181 Capture Mode. See Capture. CCPRxH Register .................................................... 182 CCPRxL Register ..................................................... 182 CCPx/ECCPx Interconnect Configurations .............. 182 CCPx/ECCPx Mode and Timer Resources ............. 182 Compare Mode. See Compare. Module Configuration ............................................... 182 Clock Sources Default System Clock on Reset ................................. 44 Effects of Power-Managed Modes ............................. 44 Oscillator Switching .................................................... 42 CLRF ................................................................................ 375 CLRWDT .......................................................................... 375 Code Examples 16 x 16 Signed Multiply Routine .............................. 118 16 x 16 Unsigned Multiply Routine .......................... 118 8 x 8 Signed Multiply Routine .................................. 117 8 x 8 Unsigned Multiply Routine .............................. 117 Changing Between Capture Prescalers ................... 183 Computed GOTO Using an Offset Value ................... 73 Erasing a Flash Program Memory Row ................... 100 Fast Register Stack .................................................... 73 How to Clear RAM (Bank 1) Using Indirect Addressing ............................................ 88 Implementing a Real-Time Clock Using a Timer1 Interrupt Service ............................... 171 Initializing PORTA .................................................... 136 Initializing PORTB .................................................... 138 Initializing PORTC .................................................... 141 Initializing PORTD .................................................... 144 Initializing PORTE .................................................... 147 Initializing PORTF .................................................... 150 Initializing PORTG ................................................... 152 Initializing PORTH .................................................... 155 Initializing PORTJ .................................................... 157 Loading the SSP1BUF (SSP1SR) Register ............. 258 Reading a Flash Program Memory Word .................. 99 Saving STATUS, WREG and BSR Registers in RAM ............................................................. 134 Writing to Flash Program Memory ........................... 102 Code Protection ............................................................... 345 COMF ............................................................................... 376 Comparator ...................................................................... 335 Analog Input Connection Considerations ................. 339 Associated Registers ............................................... 339 Configuration ............................................................ 336 Effects of a Reset ..................................................... 338 Interrupts .................................................................. 338 Operation ................................................................. 337 Operation During Sleep ........................................... 338 Outputs .................................................................... 337 Reference ................................................................ 337 External Signal ................................................ 337 Internal Signal .................................................. 337 Response Time ........................................................ 337 Comparator Specifications ............................................... 426 Comparator Voltage Reference ....................................... 341 Accuracy and Error .................................................. 342 Associated Registers ............................................... 343 Configuring .............................................................. 341 Connection Considerations ...................................... 342 Effects of a Reset .................................................... 342 Operation During Sleep ........................................... 342 Compare (CCP Module) .................................................. 184 Associated Registers ............................................... 185 CCPRx Register ...................................................... 184 CCPx Pin Configuration ........................................... 184 Software Interrupt .................................................... 184 Timer1/Timer3 Mode Selection ................................ 184 Compare (ECCP Module) ................................................ 192 Special Event Trigger ...................................... 192, 332 Computed GOTO ............................................................... 73 Configuration Bits ............................................................ 345 Configuration Mismatch (CM) Reset .................................. 55 Configuration Register Protection .................................... 358 Core Features Easy Migration ............................................................. 7 Expanded Memory ....................................................... 7 Extended Instruction Set ............................................. 7 External Memory Bus .................................................. 7 Oscillator Options ........................................................ 7 CPFSEQ .......................................................................... 376 CPFSGT .......................................................................... 377 CPFSLT ........................................................................... 377 Crystal Oscillator/Ceramic Resonators (HS Modes) ................................................................ 40 Customer Change Notification Service ............................ 471 Customer Notification Service ......................................... 471 Customer Support ............................................................ 471
D
Data Addressing Modes .................................................... 88 Comparing Addressing Modes with the Extended Instruction Set Enabled ..................... 92 Direct ......................................................................... 88 Indexed Literal Offset ................................................ 91 Indirect ....................................................................... 88 Inherent and Literal .................................................... 88 Data Memory ..................................................................... 76 Access Bank .............................................................. 78 Bank Select Register (BSR) ...................................... 76 Ethernet SFRs ........................................................... 80 Extended Instruction Set ........................................... 90 General Purpose Register File .................................. 78 Memory Maps PIC18F97J60 Family ......................................... 77 Special Function Registers ................................ 79 Special Function Registers ........................................ 79 Data Memory Memory Maps Ethernet Special Function Registers ................. 80 DAW ................................................................................ 378 DC and AC Characteristics Graphs and Tables .................................................. 455
DS39762C-page 460
Preliminary
PIC18F97J60 FAMILY
DC Characteristics ........................................................... 423 Power-Down and Supply Current ............................ 416 Supply Voltage ......................................................... 415 DCFSNZ .......................................................................... 379 DECF ............................................................................... 378 DECFSZ ........................................................................... 379 Default System Clock ......................................................... 44 Development Support ...................................................... 409 Device Differences ........................................................... 457 Device Overview .................................................................. 7 Details on Individual Family Members ......................... 8 Features (100-Pin Devices) ....................................... 10 Features (64-Pin Devices) ........................................... 9 Features (80-Pin Devices) ........................................... 9 Direct Addressing ............................................................... 89 Direct Memory Access Controller ............................ 251 Checksum Calculations ................................... 252 Copying Memory ............................................. 251 Disabling .................................................................. 232 Duplex Mode Configuration and Negotiation ........... 242 Ethernet and Microcontroller Memory Relationship ....................................... 208 Ethernet Control Registers ...................................... 213 Flow Control ............................................................ 243 Initializing ................................................................. 231 Interrupts ................................................................. 225 Interrupts and Wake-on-LAN ................................... 230 LED Configuration ................................................... 206 MAC and MII Registers ........................................... 215 Magnetics, Termination and Other External Components ...................................... 207 Oscillator Requirements .......................................... 206 Packet Format ......................................................... 233 Per-Packet Control Bytes ........................................ 235 PHSTAT Registers .................................................. 218 PHY Register Summary .......................................... 220 PHY Registers ......................................................... 218 PHY Start-up Timer ................................................. 206 Receive Filters ......................................................... 245 Broadcast ........................................................ 245 Hash Table ...................................................... 245 Magic Packet ................................................... 245 Multicast .......................................................... 245 Pattern Match .................................................. 245 Unicast ............................................................ 245 Resets ..................................................................... 253 Microcontroller Reset ....................................... 253 Receive Only ................................................... 253 Transmit Only .................................................. 253 Signal and Power Interfaces .................................... 206 Special Function Registers (SFRs) ......................... 213 Transmitting and Receiving Data ............................ 233 Packet Field Definitions ........................... 233234 Reading Received Packets ............................. 239 Receive Buffer Space ...................................... 240 Receive Packet Layout .................................... 238 Receive Status Vectors ................................... 239 Receiving Packets ........................................... 238 Transmit Packet Layout ................................... 236 Transmit Status Vectors .................................. 237 Transmitting Packets ....................................... 235 Ethernet Operation, Microcontroller Clock ......................... 41 EUSARTx Asynchronous Mode ................................................ 311 Associated Registers, Receive ........................ 315 Associated Registers, Transmit ....................... 313 Auto-Wake-up on Sync Break Character ........ 316 Break Character Sequence ............................. 318 Receiving ................................................. 318 Receiver .......................................................... 314 Setting Up 9-Bit Mode with Address Detect .... 314 Transmitter ...................................................... 311 Baud Rate Generator Operation in Power-Managed Modes .............. 305 Baud Rate Generator (BRG) ................................... 305 Associated Registers ....................................... 306 Auto-Baud Rate Detect .................................... 309 Baud Rate Error, Calculating ........................... 306 Baud Rates, Asynchronous Modes ................. 307 High Baud Rate Select (BRGH Bit) ................. 305 Sampling ......................................................... 305
E
ECCP2 Pin Assignment ........................................................ 182 Effect on Standard PIC Instructions ................................. 406 Electrical Characteristics .................................................. 413 Requirements for Ethernet Transceiver External Magnetics .......................................... 447 Enhanced Capture/Compare/PWM (ECCP) .................... 189 Associated Registers ............................................... 204 Capture and Compare Modes .................................. 192 Capture Mode. See Capture (ECCP Module). ECCP1/ECCP3 Outputs and Program Memory Mode ................................... 190 ECCP2 Outputs and Program Memory Modes ................................................ 190 Enhanced PWM Mode ............................................. 193 Outputs and Configuration ....................................... 190 Pin Configurations for ECCP1 ................................. 191 Pin Configurations for ECCP2 ................................. 191 Pin Configurations for ECCP3 ................................. 192 PWM Mode. See PWM (ECCP Module). Standard PWM Mode ............................................... 192 Timer Resources ...................................................... 190 Use of CCP4/CCP5 with ECCP1/ECCP3 ................ 190 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART). See EUSART. ENVREG pin .................................................................... 354 Equations A/D Acquisition Time ................................................ 330 A/D Minimum Charging Time ................................... 330 Calculating the A/D Minimum Required Acquisition Time .............................................. 330 Random Access Address Calculation ...................... 239 Receive Buffer Free Space Calculation ................... 240 Errata ................................................................................... 6 Ethernet Module ............................................................... 205 Associated Registers, Direct Memory Access Controller ............................................. 252 Associated Registers, Flow Control ......................... 244 Associated Registers, Reception ............................. 241 Associated Registers, Transmission ........................ 241 Buffer and Buffer Pointers ........................................ 209 Buffer Arbiter .................................................... 212 DMA Access .................................................... 212 Receive Buffer ................................................. 211 Transmit Buffer ................................................ 212 Buffer and Register Spaces ..................................... 208 Buffer Organization .................................................. 210 CRC ......................................................................... 234
Preliminary
DS39762C-page 461
PIC18F97J60 FAMILY
Synchronous Master Mode ...................................... 319 Associated Registers, Receive ........................ 322 Associated Registers, Transmit ....................... 320 Reception ......................................................... 321 Transmission .................................................... 319 Synchronous Slave Mode ........................................ 322 Associated Registers, Receive ........................ 324 Associated Registers, Transmit ....................... 323 Reception ......................................................... 323 Transmission .................................................... 322 Extended Instruction Set ADDFSR .................................................................. 402 ADDULNK ................................................................ 402 CALLW ..................................................................... 403 MOVSF .................................................................... 403 MOVSS .................................................................... 404 PUSHL ..................................................................... 404 SUBFSR .................................................................. 405 SUBULNK ................................................................ 405 External Clock Input (EC Modes) ....................................... 40 External Memory Bus ....................................................... 105 16-Bit Byte Select Mode .......................................... 111 16-Bit Byte Write Mode ............................................ 109 16-Bit Data Width Modes ......................................... 108 16-Bit Mode Timing .................................................. 112 16-Bit Word Write Mode ........................................... 110 21-Bit Addressing ..................................................... 107 8-Bit Data Width Mode ............................................. 113 8-Bit Mode Timing .................................................... 114 Address and Data Line Usage (table) ...................... 107 Address and Data Width .......................................... 107 Address Shifting ....................................................... 107 Control ..................................................................... 106 I/O Port Functions .................................................... 105 Operation in Power-Managed Modes ...................... 115 Program Memory Modes ......................................... 108 Extended Microcontroller ................................. 108 Microcontroller ................................................. 108 Wait States ............................................................... 108 Weak Pull-ups on Port Pins ..................................... 108 Writing ..................................................................... 101 Protection Against Spurious Writes ................. 103 Unexpected Termination ................................. 103 Write Verify ...................................................... 103 FSCM. See Fail-Safe Clock Monitor.
G
GOTO .............................................................................. 380
H
Hardware Multiplier .......................................................... 117 Introduction .............................................................. 117 Operation ................................................................. 117 Performance Comparison ........................................ 117
I
I/O Ports ........................................................................... 135 Pin Capabilities ........................................................ 135 I2C Mode (MSSP) ............................................................ 265 Acknowledge Sequence Timing .............................. 293 Associated Registers ............................................... 299 Baud Rate Generator .............................................. 286 Bus Collision During a Repeated Start Condition .................. 297 During a Stop Condition .................................. 298 Clock Arbitration ...................................................... 287 Clock Rate w/BRG ................................................... 286 Clock Stretching ....................................................... 279 10-Bit Slave Receive Mode (SEN = 1) ............ 279 10-Bit Slave Transmit Mode ............................ 279 7-Bit Slave Receive Mode (SEN = 1) .............. 279 7-Bit Slave Transmit Mode .............................. 279 Clock Synchronization and the CKP Bit ................... 280 Effects of a Reset .................................................... 294 General Call Address Support ................................. 283 Master Mode ............................................................ 284 Baud Rate Generator ...................................... 286 Operation ......................................................... 285 Reception ........................................................ 290 Repeated Start Condition Timing .................... 289 Start Condition Timing ..................................... 288 Transmission ................................................... 290 Multi-Master Communication, Bus Collision and Arbitration ................................................. 294 Multi-Master Mode ................................................... 294 Operation ................................................................. 270 Read/Write Bit Information (R/W Bit) ............... 270, 272 Registers ................................................................. 265 Serial Clock (SCKx/SCLx) ....................................... 272 Slave Mode .............................................................. 270 Address Masking ............................................. 271 Addressing ....................................................... 270 Reception ........................................................ 272 Transmission ................................................... 272 Sleep Operation ....................................................... 294 Stop Condition Timing ............................................. 293 INCF ................................................................................ 380 INCFSZ ............................................................................ 381 In-Circuit Debugger .......................................................... 358 In-Circuit Serial Programming (ICSP) ...................... 345, 358 Indexed Literal Offset Addressing and Standard PIC18 Instructions ............................. 406 Indexed Literal Offset Mode ................................. 91, 93, 406 BSR ........................................................................... 93 Indirect Addressing ............................................................ 89
F
Fail-Safe Clock Monitor ............................................ 345, 356 and the Watchdog Timer .......................................... 356 Exiting Operation ..................................................... 356 Interrupts in Power-Managed Modes ....................... 357 POR or Wake-up From Sleep .................................. 357 Fast Register Stack ............................................................ 73 Firmware Instructions ....................................................... 359 Flash Configuration Words ......................................... 68, 345 Flash Program Memory ...................................................... 95 Associated Registers ............................................... 103 Control Registers ....................................................... 96 EECON1 and EECON2 ..................................... 96 TABLAT (Table Latch) Register ......................... 98 TBLPTR (Table Pointer) Register ...................... 98 Erase Sequence ...................................................... 100 Erasing ..................................................................... 100 Operation During Code-Protect ............................... 103 Reading ...................................................................... 99 Table Pointer Boundaries Based on Operation ........................ 98 Table Pointer Boundaries .......................................... 98 Table Reads and Table Writes .................................. 95 Write Sequence ....................................................... 101
DS39762C-page 462
Preliminary
PIC18F97J60 FAMILY
INFSNZ ............................................................................ 381 Initialization Conditions for All Registers ...................... 5965 Instruction Cycle ................................................................ 74 Clocking Scheme ....................................................... 74 Flow/Pipelining ........................................................... 74 Instruction Set .................................................................. 359 ADDLW .................................................................... 365 ADDWF .................................................................... 365 ADDWF (Indexed Literal Offset Mode) .................... 407 ADDWFC ................................................................. 366 ANDLW .................................................................... 366 ANDWF .................................................................... 367 BC ............................................................................ 367 BCF .......................................................................... 368 BN ............................................................................ 368 BNC ......................................................................... 369 BNN ......................................................................... 369 BNOV ....................................................................... 370 BNZ .......................................................................... 370 BOV ......................................................................... 373 BRA .......................................................................... 371 BSF .......................................................................... 371 BSF (Indexed Literal Offset Mode) .......................... 407 BTFSC ..................................................................... 372 BTFSS ..................................................................... 372 BTG .......................................................................... 373 BZ ............................................................................ 374 CALL ........................................................................ 374 CLRF ........................................................................ 375 CLRWDT .................................................................. 375 COMF ...................................................................... 376 CPFSEQ .................................................................. 376 CPFSGT .................................................................. 377 CPFSLT ................................................................... 377 DAW ......................................................................... 378 DCFSNZ .................................................................. 379 DECF ....................................................................... 378 DECFSZ ................................................................... 379 Extended Instructions .............................................. 401 Considerations when Enabling ........................ 406 Syntax .............................................................. 401 Use with MPLAB IDE Tools ............................. 408 General Format ........................................................ 361 GOTO ...................................................................... 380 INCF ......................................................................... 380 INCFSZ .................................................................... 381 INFSNZ .................................................................... 381 IORLW ..................................................................... 382 IORWF ..................................................................... 382 LFSR ........................................................................ 383 MOVF ....................................................................... 383 MOVFF .................................................................... 384 MOVLB .................................................................... 384 MOVLW ................................................................... 385 MOVWF ................................................................... 385 MULLW .................................................................... 386 MULWF .................................................................... 386 NEGF ....................................................................... 387 NOP ......................................................................... 387 POP ......................................................................... 388 PUSH ....................................................................... 388 RCALL ..................................................................... 389 RESET ..................................................................... 389 RETFIE .................................................................... 390 RETLW .................................................................... 390 RETURN .................................................................. 391 RLCF ....................................................................... 391 RLNCF ..................................................................... 392 RRCF ....................................................................... 392 RRNCF .................................................................... 393 SETF ....................................................................... 393 SETF (Indexed Literal Offset Mode) ........................ 407 SLEEP ..................................................................... 394 Standard Instructions ............................................... 359 SUBFWB ................................................................. 394 SUBLW .................................................................... 395 SUBWF .................................................................... 395 SUBWFB ................................................................. 396 SWAPF .................................................................... 396 TBLRD ..................................................................... 397 TBLWT .................................................................... 398 TSTFSZ ................................................................... 399 XORLW ................................................................... 399 XORWF ................................................................... 400 INTCON Register RBIF Bit ................................................................... 138 INTCON Registers ........................................................... 121 Inter-Integrated Circuit. See I2C Mode. Internal Oscillator Block ..................................................... 41 Internal RC Oscillator Use with WDT .......................................................... 353 Internal Voltage Regulator Specifications ........................ 426 Internet Address .............................................................. 471 Interrupt Sources ............................................................. 345 A/D Conversion Complete ....................................... 329 Capture Complete (CCP) ........................................ 183 Compare Complete (CCP) ...................................... 184 Interrupt-on-Change (RB7:RB4) .............................. 138 INTx Pin ................................................................... 134 PORTB, Interrupt-on-Change .................................. 134 TMR0 ....................................................................... 134 TMR0 Overflow ........................................................ 165 TMR1 Overflow ........................................................ 167 TMR2 to PR2 Match (PWM) .................................... 193 TMR3 Overflow ................................................ 175, 177 TMR4 to PR4 Match ................................................ 180 TMR4 to PR4 Match (PWM) .................................... 179 Interrupts ......................................................................... 119 Context Saving ........................................................ 134 Interrupts, Flag Bits Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) ......................................................... 138 INTRC. See Internal Oscillator Block. IORLW ............................................................................. 382 IORWF ............................................................................. 382 IPR Registers ................................................................... 130
L
LFSR ............................................................................... 383
M
Master Clear (MCLR) ......................................................... 55 Master Synchronous Serial Port (MSSP). See MSSP. Memory Organization ........................................................ 67 Data Memory ............................................................. 76 Program Memory ....................................................... 67 Memory Programming Requirements .............................. 425 Microchip Internet Web Site ............................................. 471 MOVF .............................................................................. 383 MOVFF ............................................................................ 384
Preliminary
DS39762C-page 463
PIC18F97J60 FAMILY
MOVLB ............................................................................. 384 MOVLW ............................................................................ 385 MOVSF ............................................................................ 403 MOVSS ............................................................................ 404 MOVWF ........................................................................... 385 MPLAB ASM30 Assembler, Linker, Librarian .................. 410 MPLAB ICD 2 In-Circuit Debugger ................................... 411 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator ................................... 411 MPLAB Integrated Development Environment Software .............................................. 409 MPLAB PM3 Device Programmer .................................... 411 MPLAB REAL ICE In-Circuit Emulator System ................ 411 MPLINK Object Linker/MPLIB Object Librarian ............... 410 MSSP ACK Pulse ........................................................ 270, 272 Control Registers (general) ...................................... 255 Module Overview ..................................................... 255 SPI Master/Slave Connection .................................. 259 SSPxBUF Register .................................................. 260 SSPxSR Register ..................................................... 260 MULLW ............................................................................ 386 MULWF ............................................................................ 386 RA4/T0CKI .................................................... 14, 21, 29 RA5/AN4 ........................................................ 14, 21, 29 RB0/INT0/FLT0 .............................................. 15, 22, 30 RB1/INT1 ....................................................... 15, 22, 30 RB2/INT2 ....................................................... 15, 22, 30 RB3/INT3 ............................................................. 15, 22 RB3/INT3/ECCP2/P2A .............................................. 30 RB4/KBI0 ....................................................... 15, 22, 30 RB5/KBI1 ....................................................... 15, 22, 30 RB6/KBI2/PGC .............................................. 15, 22, 30 RB7/KBI3/PGD .............................................. 15, 22, 30 RBIAS ............................................................ 20, 28, 38 RC0/T1OSO/T13CKI ..................................... 16, 23, 31 RC1/T1OSI/ECCP2/P2A ............................... 16, 23, 31 RC2/ECCP1/P1A ........................................... 16, 23, 31 RC3/SCK1/SCL1 ........................................... 16, 23, 31 RC4/SDI1/SDA1 ............................................ 16, 23, 31 RC5/SDO1 ..................................................... 16, 23, 31 RC6/TX1/CK1 ................................................ 16, 23, 31 RC7/RX1/DT1 ................................................ 16, 23, 31 RD0 ........................................................................... 24 RD0/AD0/PSP0 ......................................................... 32 RD0/P1B .................................................................... 17 RD1 ........................................................................... 24 RD1/AD1/PSP1 ......................................................... 32 RD1/ECCP3/P3A ....................................................... 17 RD2 ........................................................................... 24 RD2/AD2/PSP2 ......................................................... 32 RD2/CCP4/P3D ......................................................... 17 RD3/AD3/PSP3 ......................................................... 32 RD4/AD4/PSP4/SDO2 ............................................... 32 RD5/AD5/PSP5/SDI2/SDA2 ...................................... 32 RD6/AD6/PSP6/SCK2/SCL2 ..................................... 32 RD7/AD7/PSP7/SS2 .................................................. 32 RE0/AD8/RD/P2D ...................................................... 33 RE0/P2D .............................................................. 18, 24 RE1/AD9/WR/P2C ..................................................... 33 RE1/P2C .............................................................. 18, 24 RE2/AD10/CS/P2B .................................................... 33 RE2/P2B .............................................................. 18, 24 RE3/AD11/P3C .......................................................... 33 RE3/P3C .............................................................. 18, 24 RE4/AD12/P3B .......................................................... 33 RE4/P3B .............................................................. 18, 24 RE5/AD13/P1C .......................................................... 33 RE5/P1C .............................................................. 18, 24 RE6/AD14/P1B .......................................................... 33 RE6/P1B .................................................................... 24 RE7/AD15/ECCP2/P2A ............................................. 33 RE7/ECCP2/P2A ....................................................... 24 RF0/AN5 .................................................................... 34 RF1/AN6/C2OUT ........................................... 19, 25, 34 RF2/AN7/C1OUT ........................................... 19, 25, 34 RF3/AN8 ........................................................ 19, 25, 34 RF4/AN9 ........................................................ 19, 25, 34 RF5/AN10/CVREF .......................................... 19, 25, 34 RF6/AN11 ...................................................... 19, 25, 34 RF7/SS1 ........................................................ 19, 25, 34 RG0/ECCP3/P3A ................................................. 26, 35 RG1/TX2/CK2 ...................................................... 26, 35 RG2/RX2/DT2 ...................................................... 26, 35 RG3/CCP4/P3D ................................................... 26, 35 RG4/CCP5/P1D ............................................. 20, 26, 35 RG5 ........................................................................... 35 RG6 ........................................................................... 35
N
NEGF ............................................................................... 387 NOP ................................................................................. 387
O
Opcode Field Descriptions ............................................... 360 Organizationally Unique Identifier (OUI) .......................... 234 Oscillator Configuration ...................................................... 39 EC .............................................................................. 39 ECPLL ........................................................................ 39 HS .............................................................................. 39 HSPLL ........................................................................ 39 Internal Oscillator Block ............................................. 41 INTRC ........................................................................ 39 Oscillator Selection .......................................................... 345 Oscillator Start-up Timer (OST) ......................................... 44 Oscillator Transitions .......................................................... 44 Oscillator, Timer1 ..................................................... 167, 177 Oscillator, Timer3 ............................................................. 175 OUI. See Organizationally Unique Identifier.
P
Packaging ........................................................................ 449 Details ...................................................................... 450 Marking .................................................................... 449 Parallel Slave Port (PSP) ................................................. 159 Associated Registers ............................................... 161 PORTD .................................................................... 159 Select (PSPMODE Bit) ............................................ 159 PICSTART Plus Development Programmer .................... 412 PIE Registers ................................................................... 127 Pin Functions AVDD .............................................................. 20, 28, 38 AVSS .............................................................. 20, 28, 38 ENVREG ........................................................ 20, 28, 38 MCLR ............................................................. 14, 21, 29 OSC1/CLKI .................................................... 14, 21, 29 OSC2/CLKO .................................................. 14, 21, 29 RA0/LEDA/AN0 .............................................. 14, 21, 29 RA1/LEDB/AN1 .............................................. 14, 21, 29 RA2/AN2/VREF- .............................................. 14, 21, 29 RA3/AN3/VREF+ ............................................. 14, 21, 29
DS39762C-page 464
Preliminary
PIC18F97J60 FAMILY
RG7 ............................................................................ 35 RH0 ............................................................................ 27 RH0/A16 .................................................................... 36 RH1 ............................................................................ 27 RH1/A17 .................................................................... 36 RH2 ............................................................................ 27 RH2/A18 .................................................................... 36 RH3 ............................................................................ 27 RH3/A19 .................................................................... 36 RH4/AN12/P3C .................................................... 27, 36 RH5/AN13/P3B .................................................... 27, 36 RH6/AN14/P1C .................................................... 27, 36 RH7/AN15/P1B .................................................... 27, 36 RJ0/ALE ..................................................................... 37 RJ1/OE ...................................................................... 37 RJ2/WRL .................................................................... 37 RJ3/WRH ................................................................... 37 RJ4 ............................................................................. 28 RJ4/BA0 ..................................................................... 37 RJ5 ............................................................................. 28 RJ5/CE ....................................................................... 37 RJ6/LB ....................................................................... 37 RJ7/UB ....................................................................... 37 TPIN- .............................................................. 20, 28, 38 TPIN+ ............................................................. 20, 28, 38 TPOUT- .......................................................... 20, 28, 38 TPOUT+ ......................................................... 20, 28, 38 VDD ................................................................ 20, 28, 38 VDDCORE/VCAP ............................................... 20, 28, 38 VDDPLL ........................................................... 20, 28, 38 VDDRX ............................................................ 20, 28, 38 VDDTX ............................................................. 20, 28, 38 VSS ................................................................. 20, 28, 38 VSSPLL ............................................................ 20, 28, 38 VSSRX ............................................................. 20, 28, 38 VSSTX ............................................................. 20, 28, 38 Pinout I/O Descriptions PIC18F66J60/66J65/67J60 ....................................... 14 PIC18F86J60/86J65/87J60 ....................................... 21 PIC18F96J60/96J65/97J60 ....................................... 29 PIR Registers ................................................................... 124 PLL Block ........................................................................... 41 Clock Speeds for Various Configurations .................. 42 POP ................................................................................. 388 POR. See Power-on Reset. PORTA Associated Registers ............................................... 137 LATA Register .......................................................... 136 PORTA Register ...................................................... 136 TRISA Register ........................................................ 136 PORTB Associated Registers ............................................... 140 LATB Register .......................................................... 138 PORTB Register ...................................................... 138 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) ......................................................... 138 TRISB Register ........................................................ 138 PORTC Associated Registers ............................................... 143 LATC Register ......................................................... 141 PORTC Register ...................................................... 141 RC3/SCK1/SCL1 Pin ............................................... 272 TRISC Register ........................................................ 141 PORTD Associated Registers ............................................... 146 LATD Register ......................................................... 144 PORTD Register ...................................................... 144 TRISD Register ....................................................... 144 PORTE Associated Registers ............................................... 149 LATE Register ......................................................... 147 PORTE Register ...................................................... 147 PSP Mode Select (PSPMODE Bit) .......................... 159 RE0/AD8/RD/P2D Pin ............................................. 159 RE1/AD9/WR/P2C Pin ............................................ 159 RE2/AD10/CS/P2B Pin ............................................ 159 TRISE Register ........................................................ 147 PORTF Associated Registers ............................................... 151 LATF Register ......................................................... 150 PORTF Register ...................................................... 150 TRISF Register ........................................................ 150 PORTG Associated Registers ............................................... 154 LATG Register ......................................................... 152 PORTG Register ..................................................... 152 TRISG Register ....................................................... 152 PORTH Associated Registers ............................................... 156 LATH Register ......................................................... 155 PORTH Register ...................................................... 155 TRISH Register ....................................................... 155 PORTJ Associated Registers ............................................... 158 LATJ Register .......................................................... 157 PORTJ Register ...................................................... 157 TRISJ Register ........................................................ 157 Power-Managed Modes ..................................................... 45 and SPI Operation ................................................... 263 Clock Sources ........................................................... 45 Clock Transitions and Status Indicators .................... 46 Entering ..................................................................... 45 Exiting Idle and Sleep Modes .................................... 51 By Interrupt ........................................................ 51 By Reset ............................................................ 51 By WDT Time-out .............................................. 51 Without an Oscillator Start-up Timer Delay ....... 51 Idle Modes ................................................................. 49 PRI_IDLE .......................................................... 50 RC_IDLE ........................................................... 51 SEC_IDLE ......................................................... 50 Multiple Sleep Commands ......................................... 46 Run Modes ................................................................ 46 PRI_RUN ........................................................... 46 RC_RUN ............................................................ 48 SEC_RUN ......................................................... 46 Selecting .................................................................... 45 Sleep Mode ............................................................... 49 Summary (table) ........................................................ 45 Power-on Reset (POR) ...................................................... 55 Power-up Timer (PWRT) ........................................... 56 Time-out Sequence ................................................... 56 Power-up Delays ............................................................... 44 Power-up Timer (PWRT) ............................................. 44, 56 Prescaler Timer2 ..................................................................... 194
Preliminary
DS39762C-page 465
PIC18F97J60 FAMILY
Prescaler, Timer0 ............................................................. 165 Prescaler, Timer2 ............................................................. 187 PRI_IDLE Mode ................................................................. 50 PRI_RUN Mode ................................................................. 46 Program Counter ................................................................ 71 PCL, PCH and PCU Registers ................................... 71 PCLATH and PCLATU Registers .............................. 71 Program Memory Extended Instruction Set ............................................ 90 Instructions ................................................................. 75 Two-Word .......................................................... 75 Interrupt Vector .......................................................... 68 Look-up Tables .......................................................... 73 Memory Maps ............................................................ 67 Hard Vectors and Configuration Words ............. 68 Memory Maps, Modes ............................................... 70 Modes Memory Access (table) ...................................... 70 Reset Vector .............................................................. 68 Program Memory Modes .................................................... 69 Address Shifting (Extended Microcontroller) .............. 70 Extended Microcontroller ........................................... 69 Microcontroller ........................................................... 69 Program Verification and Code Protection ....................... 358 Programming, Device Instructions ................................... 359 PSP.See Parallel Slave Port. Pulse-Width Modulation. See PWM (CCP Module) and PWM (ECCP Module). PUSH ............................................................................... 388 PUSH and POP Instructions .............................................. 72 PUSHL ............................................................................. 404 PWM (CCP Module) Associated Registers ............................................... 188 Duty Cycle ................................................................ 186 Example Frequencies/Resolutions .......................... 187 Operation Setup ....................................................... 187 Period ....................................................................... 186 TMR2 to PR2 Match ................................................ 193 TMR4 to PR4 Match ................................................ 179 PWM (ECCP Module) ...................................................... 193 CCPR1H:CCPR1L Registers ................................... 193 Direction Change in Full-Bridge Output Mode ......... 198 Duty Cycle ................................................................ 194 Effects of a Reset ..................................................... 203 Enhanced PWM Auto-Shutdown ............................. 200 Example Frequencies/Resolutions .......................... 194 Full-Bridge Application Example .............................. 198 Full-Bridge Mode ...................................................... 197 Half-Bridge Mode ..................................................... 196 Half-Bridge Output Mode Applications Example ....................................... 196 Output Configurations .............................................. 194 Output Relationships (Active-High) .......................... 195 Output Relationships (Active-Low) ........................... 195 Period ....................................................................... 193 Programmable Dead-Band Delay ............................ 200 Setup for PWM Operation ........................................ 203 Start-up Considerations ........................................... 201
R
RAM. See Data Memory. RC_IDLE Mode .................................................................. 51 RC_RUN Mode .................................................................. 48 RCALL ............................................................................. 389 RCON Register Bit Status During Initialization .................................... 58 Reader Response ............................................................ 472 Receive Filters AND Logic Flow ....................................................... 248 Magic Packet Format ............................................... 250 OR Logic Flow ......................................................... 247 Pattern Match Filter Format ..................................... 249 Register File Summary ................................................ 8186 Registers ADCON0 (A/D Control 0) ......................................... 325 ADCON1 (A/D Control 1) ......................................... 326 ADCON2 (A/D Control 2) ......................................... 327 BAUDCONx (Baud Rate Control x) ......................... 304 CCPxCON (Capture/Compare/PWM Control, CCP4 and CCP5) ............................................ 181 CCPxCON (Enhanced Capture/Compare/PWM Control, ECCP1/ECCP2/ECCP3) .................... 189 CMCON (Comparator Control) ................................ 335 CONFIG1H (Configuration 1 High) .......................... 347 CONFIG1L (Configuration 1 Low) ........................... 347 CONFIG2H (Configuration 2 High) .......................... 349 CONFIG2L (Configuration 2 Low) ........................... 348 CONFIG3H (Configuration 3 High) .......................... 351 CONFIG3L (Configuration 3 Low) ..................... 69, 350 CVRCON (Comparator Voltage Reference Control) .......................................... 341 DEVID1 (Device ID 1) .............................................. 352 DEVID2 (Device ID 2) .............................................. 352 ECCPxAS (ECCPx Auto-Shutdown Configuration) .................................................. 201 ECCPxDEL (ECCPx Dead-Band Delay) ................. 200 ECON1 (Ethernet Control 1) .................................... 213 ECON2 (Ethernet Control 2) .................................... 214 EECON1 (EEPROM Control 1) ................................. 97 EFLOCON (Ethernet Flow Control) ......................... 244 EIE (Ethernet Interrupt Enable) ............................... 226 EIR (Ethernet Interrupt Request, Flag) .................... 227 ERXFCON (Ethernet Receive Filter Control) ........... 246 ESTAT (Ethernet Status) ......................................... 214 INTCON (Interrupt Control) ...................................... 121 INTCON2 (Interrupt Control 2) ................................. 122 INTCON3 (Interrupt Control 3) ................................. 123 IPR1 (Peripheral Interrupt Priority 1) ....................... 130 IPR2 (Peripheral Interrupt Priority 2) ....................... 131 IPR3 (Peripheral Interrupt Priority 3) ....................... 132 MABBIPG (MAC Back-to-Back Inter-Packet Gap) ............................................ 232 MACON1 (MAC Control 1) ...................................... 215 MACON3 (MAC Control 3) ...................................... 216 MACON4 (MAC Control 4) ...................................... 217 MEMCON (External Memory Bus Control) .............. 106 MICMD (MII Command) ........................................... 217 MISTAT (MII Status) ................................................ 218 OSCCON (Oscillator Control) .................................... 43 OSCTUNE (PLL Block Control) ................................. 41
Q
Q Clock .................................................................... 187, 194
DS39762C-page 466
Preliminary
PIC18F97J60 FAMILY
PHCON1 (PHY Control 1) ........................................ 221 PHCON2 (PHY Control 2) ........................................ 222 PHIE (PHY Interrupt Enable) ................................... 228 PHIR (PHY Interrupt Request, Flag) ........................ 228 PHLCON (PHY Module LED Control) ...................... 224 PHSTAT1 (Physical Layer Status 1) ........................ 221 PHSTAT2 (Physical Layer Status 2) ........................ 223 PIE1 (Peripheral Interrupt Enable 1) ........................ 127 PIE2 (Peripheral Interrupt Enable 2) ........................ 128 PIE3 (Peripheral Interrupt Enable 3) ........................ 129 PIR1 (Peripheral Interrupt Request (Flag) 1) ............................................. 124 PIR2 (Peripheral Interrupt Request (Flag) 2) ............................................. 125 PIR3 (Peripheral Interrupt Request (Flag) 3) ............................................. 126 PSPCON (Parallel Slave Port Control) .................... 160 RCON (Reset Control) ....................................... 54, 133 RCSTAx (Receive Status and Control x) ................. 303 SSPxCON1 (MSSPx Control 1, I2C Mode) .............. 267 SSPxCON1 (MSSPx Control 1, SPI Mode) ............. 257 SSPxCON2 (MSSPx Control 2, I2C Master Mode) ............................................ 268 SSPxCON2 (MSSPx Control 2, I2C Slave Mode) .............................................. 269 SSPxSTAT (MSSPx Status, I2C Mode) ................... 266 SSPxSTAT (MSSPx Status, SPI Mode) .................. 256 STATUS ..................................................................... 87 STKPTR (Stack Pointer) ............................................ 72 T0CON (Timer0 Control) .......................................... 163 T1CON (Timer1 Control) .......................................... 167 T2CON (Timer2 Control) .......................................... 173 T3CON (Timer3 Control) .......................................... 175 T4CON (Timer4 Control) .......................................... 179 TXSTAx (Transmit Status and Control x) ................. 302 WDTCON (Watchdog Timer Control) ...................... 353 RESET ............................................................................. 389 Reset .................................................................................. 53 Brown-out Reset (BOR) ............................................. 53 Configuration Mismatch (CM) .................................... 53 MCLR Reset, During Power-Managed Modes ..................................... 53 MCLR Reset, Normal Operation ................................ 53 Power-on Reset (POR) .............................................. 53 Reset Instruction ........................................................ 53 Stack Full Reset ......................................................... 53 Stack Underflow Reset .............................................. 53 State of Registers ...................................................... 58 Watchdog Timer (WDT) Reset ................................... 53 Resets .............................................................................. 345 Brown-out Reset (BOR) ........................................... 345 Oscillator Start-up Timer (OST) ............................... 345 Power-on Reset (POR) ............................................ 345 Power-up Timer (PWRT) ......................................... 345 Stack Full/Underflow .................................................. 73 RETFIE ............................................................................ 390 RETLW ............................................................................ 390 RETURN .......................................................................... 391 Return Address Stack ........................................................ 71 Return Stack Pointer (STKPTR) ........................................ 72 Revision History ............................................................... 457 RLCF ................................................................................ 391 RLNCF ............................................................................. 392 RRCF ............................................................................... 392 RRNCF ............................................................................ 393
S
SCKx ............................................................................... 255 SDIx ................................................................................. 255 SDOx ............................................................................... 255 SEC_IDLE Mode ............................................................... 50 SEC_RUN Mode ................................................................ 46 Serial Clock, SCKx .......................................................... 255 Serial Data In (SDIx) ........................................................ 255 Serial Data Out (SDOx) ................................................... 255 Serial Peripheral Interface. See SPI Mode. SETF ............................................................................... 393 Slave Select (SSx) ........................................................... 255 SLEEP ............................................................................. 394 Sleep OSC1 and OSC2 Pin States ...................................... 44 Software Simulator (MPLAB SIM) ................................... 410 Special Event Trigger. See Compare (ECCP Module). Special Features of the CPU ........................................... 345 Special Function Registers Ethernet SFRs ........................................................... 80 SPI Mode (MSSP) Associated Registers ............................................... 264 Bus Mode Compatibility ........................................... 263 Clock Speed and Module Interactions ..................... 263 Effects of a Reset .................................................... 263 Enabling SPI I/O ...................................................... 259 Master Mode ............................................................ 260 Master/Slave Connection ........................................ 259 Operation ................................................................. 258 Operation in Power-Managed Modes ...................... 263 Serial Clock ............................................................. 255 Serial Data In ........................................................... 255 Serial Data Out ........................................................ 255 Slave Mode .............................................................. 261 Slave Select ............................................................. 255 Slave Select Synchronization .................................. 261 SPI Clock ................................................................. 260 Typical Connection .................................................. 259 SSPOV ............................................................................ 290 SSPOV Status Flag ......................................................... 290 SSPSTAT Register R/W Bit .................................................................... 272 SSPxSTAT Register R/W Bit .................................................................... 270 SSx .................................................................................. 255 SUBFSR .......................................................................... 405 SUBFWB ......................................................................... 394 SUBLW ............................................................................ 395 SUBULNK ........................................................................ 405 SUBWF ............................................................................ 395 SUBWFB ......................................................................... 396 SWAPF ............................................................................ 396
T
Table Pointer Operations (table) ........................................ 98 Table Reads/Table Writes ................................................. 73 TBLRD ............................................................................. 397 TBLWT ............................................................................ 398
Preliminary
DS39762C-page 467
PIC18F97J60 FAMILY
Timer0 .............................................................................. 163 Associated Registers ............................................... 165 Clock Source Select (T0CS Bit) ............................... 164 Operation ................................................................. 164 Overflow Interrupt .................................................... 165 Prescaler .................................................................. 165 Prescaler Assignment (PSA Bit) .............................. 165 Prescaler Select (T0PS2:T0PS0 Bits) ..................... 165 Prescaler, Switching Assignment ............................. 165 Prescaler. See Prescaler, Timer0. Reads and Writes in 16-Bit Mode ............................ 164 Source Edge Select (T0SE Bit) ................................ 164 Timer1 .............................................................................. 167 16-Bit Read/Write Mode ........................................... 169 Associated Registers ............................................... 171 Considerations in Asynchronous Counter Mode ...... 170 Interrupt .................................................................... 170 Operation ................................................................. 168 Oscillator .......................................................... 167, 169 Layout Considerations ..................................... 169 Overflow Interrupt .................................................... 167 Resetting, Using the ECCPx Special Event Trigger ....................................... 170 Special Event Trigger (ECCP) ................................. 192 TMR1H Register ...................................................... 167 TMR1L Register ....................................................... 167 Use as a Clock Source ............................................ 169 Use as a Real-Time Clock ....................................... 170 Timer2 .............................................................................. 173 Associated Registers ............................................... 174 Interrupt .................................................................... 174 Operation ................................................................. 173 Output ...................................................................... 174 PR2 Register .................................................... 186, 193 TMR2 to PR2 Match Interrupt .................................. 193 Timer3 .............................................................................. 175 16-Bit Read/Write Mode ........................................... 177 Associated Registers ............................................... 177 Operation ................................................................. 176 Oscillator .......................................................... 175, 177 Overflow Interrupt ............................................ 175, 177 Resetting Using the ECCPx Special Event Trigger ....................................... 177 TMR3H Register ...................................................... 175 TMR3L Register ....................................................... 175 Timer4 .............................................................................. 179 Associated Registers ............................................... 180 MSSPx Clock, Output .............................................. 180 Operation ................................................................. 179 Postscaler. See Postscaler, Timer4. PR4 Register .................................................... 179, 186 Prescaler. See Prescaler, Timer4. TMR4 Register ......................................................... 179 TMR4 to PR4 Match Interrupt .......................... 179, 180 Timing Diagrams A/D Conversion ........................................................ 446 Asynchronous Reception, RXDTP = 0 (RXx Not Inverted) ........................................... 315 Asynchronous Transmission (Back-to-Back), TXCKP = 0 (TXx Not Inverted) ........................ 312 Asynchronous Transmission, TXCKP = 0 (TXx Not Inverted) ............................................ 312 Automatic Baud Rate Calculation ............................ 310 Auto-Wake-up Bit (WUE) During Normal Operation ............................................. 317 Auto-Wake-up Bit (WUE) During Sleep ................... 317 Baud Rate Generator with Clock Arbitration ............ 287 BRG Overflow Sequence ......................................... 310 BRG Reset Due to SDAx Arbitration During Start Condition ................................................. 296 Capture/Compare/PWM (Including ECCPx Modules) ............................................. 436 CLKO and I/O .......................................................... 431 Clock Synchronization ............................................. 280 Clock/Instruction Cycle .............................................. 74 EUSARTx Synchronous Receive (Master/Slave) ................................................. 445 EUSARTx Synchronous Transmission (Master/Slave) ................................................. 445 Example SPI Master Mode (CKE = 0) ..................... 437 Example SPI Master Mode (CKE = 1) ..................... 438 Example SPI Slave Mode (CKE = 0) ....................... 439 Example SPI Slave Mode (CKE = 1) ....................... 440 External Clock (All Modes Except PLL) ................... 429 External Memory Bus for Sleep (Extended Microcontroller Mode) .............................. 112, 114 External Memory Bus for TBLRD (Extended Microcontroller Mode) .............................. 112, 114 Fail-Safe Clock Monitor ........................................... 357 First Start Bit ............................................................ 288 Full-Bridge PWM Output .......................................... 197 Half-Bridge PWM Output ......................................... 196 I2C Acknowledge Sequence .................................... 293 I2C Bus Collision During a Repeated Start Condition (Case 1) ........................................... 297 I2C Bus Collision During a Repeated Start Condition (Case 2) ........................................... 297 I2C Bus Collision During a Stop Condition (Case 1) ........................................... 298 I2C Bus Collision During a Stop Condition (Case 2) ........................................... 298 I2C Bus Collision During Start Condition (SCLx = 0) ....................................... 296 I2C Bus Collision During Start Condition (SDAx Only) .................................... 295 I2C Bus Collision for Transmit and Acknowledge ................................................... 294 I2C Bus Data ............................................................ 441 I2C Bus Start/Stop Bits ............................................ 441 I2C Master Mode (7 or 10-Bit Transmission) ........... 291 I2C Master Mode (7-Bit Reception) .......................... 292 I2C Slave Mode (10-Bit Reception, SEN = 0) .......... 276 I2C Slave Mode (10-Bit Reception, SEN = 0, ADMSK = 01001) ............................................ 277 I2C Slave Mode (10-Bit Reception, SEN = 1) .......... 282 I2C Slave Mode (10-Bit Transmission) .................... 278 I2C Slave Mode (7-Bit Reception, SEN = 0) ............ 273 I2C Slave Mode (7-Bit Reception, SEN = 0, ADMSK = 01011) ............................................ 274 I2C Slave Mode (7-Bit Reception, SEN = 1) ............ 281 I2C Slave Mode (7-Bit Transmission) ...................... 275 I2C Slave Mode General Call Address Sequence (7 or 10-Bit Addressing Mode) ......................... 283 I2C Stop Condition Receive or Transmit Mode ........ 293 Master SSP I2C Bus Data ........................................ 443 Master SSP I2C Bus Start/Stop Bits ........................ 443 Parallel Slave Port (PSP) Read ............................... 161 Parallel Slave Port (PSP) Write ............................... 160 Program Memory Read ........................................... 432 Program Memory Write ............................................ 433
DS39762C-page 468
Preliminary
PIC18F97J60 FAMILY
PWM Auto-Shutdown (P1RSEN = 0, Auto-Restart Disabled) .................................... 202 PWM Auto-Shutdown (P1RSEN = 1, Auto-Restart Enabled) ..................................... 202 PWM Direction Change ........................................... 199 PWM Direction Change at Near 100% Duty Cycle ............................................. 199 PWM Output ............................................................ 186 Repeated Start Condition ......................................... 289 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) ..... 434 Send Break Character Sequence ............................ 318 Slave Synchronization ............................................. 261 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) ............................................ 57 SPI Mode (Master Mode) ......................................... 260 SPI Mode (Slave Mode, CKE = 0) ........................... 262 SPI Mode (Slave Mode, CKE = 1) ........................... 262 Synchronous Reception (Master Mode, SREN) ...... 321 Synchronous Transmission ...................................... 319 Synchronous Transmission (Through TXEN) .......... 320 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 ....................... 56 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 ....................... 57 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise < TPWRT) ........... 56 Timer0 and Timer1 External Clock .......................... 435 Transition for Entry to Idle Mode ................................ 50 Transition for Entry to SEC_RUN Mode .................... 47 Transition for Entry to Sleep Mode ............................ 49 Transition for Two-Speed Start-up (INTRC to HSPLL) ........................................... 355 Transition for Wake From Idle to Run Mode .............. 50 Transition for Wake From Sleep Mode (HSPLL) ....... 49 Transition From RC_RUN Mode to PRI_RUN Mode ................................................. 48 Transition From SEC_RUN Mode to PRI_RUN Mode (HSPLL) .................................. 47 Transition to RC_RUN Mode ..................................... 48 Timing Diagrams and Specifications AC Characteristics Internal RC Accuracy ....................................... 430 Capture/Compare/PWM Requirements (Including ECCPx Modules) ............................. 436 CLKO and I/O Requirements ........................... 431, 432 EUSARTx Synchronous Receive Requirements ..... 445 EUSARTx Synchronous Transmission Requirements .................................................. 445 Example SPI Mode Requirements (Master Mode, CKE = 0) .................................. 437 Example SPI Mode Requirements (Master Mode, CKE = 1) .................................. 438 Example SPI Mode Requirements (Slave Mode, CKE = 0) .................................... 439 Example SPI Slave Mode Requirements (CKE = 1) ......................................................... 440 External Clock Requirements .................................. 429 I2C Bus Data Requirements (Slave Mode) .............. 442 I2C Bus Start/Stop Bits Requirements (Slave Mode) ................................................... 441 Master SSP I2C Bus Data Requirements ................ 444 Master SSP I2C Bus Start/Stop Bits Requirements .................................................. 443 Parallel Slave Port Requirements ............................ 436 PLL Clock ................................................................ 430 Program Memory Write Requirements .................... 433 Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset Requirements ........................................ 434 Timer0 and Timer1 External Clock Requirements .................................................. 435 Top-of-Stack Access .......................................................... 71 TRISE Register PSPMODE Bit ......................................................... 159 TSTFSZ ........................................................................... 399 Two-Speed Start-up ................................................. 345, 355 Two-Word Instructions Example Cases ......................................................... 75 TXSTAx Register BRGH Bit ................................................................. 305
V
VDDCORE/VCAP Pin .......................................................... 354 Voltage Reference Specifications .................................... 426 Voltage Regulator (On-Chip) ........................................... 354
W
Watchdog Timer (WDT) ........................................... 345, 353 Associated Registers ............................................... 353 Control Register ....................................................... 353 Programming Considerations .................................. 353 WCOL ...................................................... 288, 289, 290, 293 WCOL Status Flag ................................... 288, 289, 290, 293 WWW Address ................................................................ 471 WWW, On-Line Support ...................................................... 6
X
XORLW ........................................................................... 399 XORWF ........................................................................... 400
Preliminary
DS39762C-page 469
PIC18F97J60 FAMILY
NOTES:
DS39762C-page 470
Preliminary
PIC18F97J60 FAMILY
THE MICROCHIP WEB SITE
Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information: Product Support Data sheets and errata, application notes and sample programs, design resources, users guides and hardware support documents, latest software releases and archived software General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives
CUSTOMER SUPPORT
Users of Microchip products can receive assistance through several channels: Distributor or Representative Local Sales Office Field Application Engineer (FAE) Technical Support Development Systems Information Line
Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document. Technical support is available through the web site at: http://support.microchip.com
CUSTOMER CHANGE NOTIFICATION SERVICE

Microchips customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest. To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.
Preliminary
DS39762C-page 471
PIC18F97J60 FAMILY
READER RESPONSE
It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150. Please list the following information, and use this outline to provide us with your comments about this document. To: RE: Technical Publications Manager Reader Response Total Pages Sent ________
From: Name Company Address City / State / ZIP / Country Telephone: (_______) _________ - _________ Application (optional): Would you like a reply? Y N Literature Number: DS39762C FAX: (______) _________ - _________
Device: PIC18F97J60 Family Questions:
1. What are the best features of this document?
2. How does this document meet your hardware and software development needs?
3. Do you find the organization of this document easy to follow? If not, why?
4. What additions to the document do you think would enhance the structure and subject?
5. What deletions from the document could be made without affecting the overall usefulness?
6. Is there any incorrect or misleading information (what and where)?
7. How would you improve this document?
DS39762C-page 472
Preliminary
PIC18F97J60 FAMILY
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. PART NO. Device X Temperature Range /XX Package XXX Pattern Examples:
a) b) PIC18F67J60-I/PT 301 = Industrial temp., TQFP package, QTP pattern #301. PIC18F67J60T-I/PT = Tape and reel, Industrial temp., TQFP package.
Device
PIC18F66J60/66J65/67J60, PIC18F86J60/86J65/87J60, PIC18F96J60/96J65/97J60, PIC18F66J60/66J65/67J60T(1), PIC18F86J60/86J65/87J60T(1), PIC18F96J60/96J65/97J60T(1) I = -40C to +85C (Industrial) 64, 80 and 100-Lead, 12x12x1 mm TQFP (Thin Quad Flatpack) 100-Lead, 14x14x1 mm TQFP
Temperature Range Package
PT = PF =
Note 1:
= in tape and reel
Pattern
QTP, SQTP, Code or Special Requirements (blank otherwise)
Preliminary
DS39762C-page 473
WORLDWIDE SALES AND SERVICE

AMERICAS
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455 Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088 Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075 Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924 Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260 Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445 Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509
ASIA/PACIFIC
Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104 China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889 China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521 China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393 China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760 China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571 China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118 China - Xian Tel: 86-29-8833-7250 Fax: 86-29-8833-7256
ASIA/PACIFIC
India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422 India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632 India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513 Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302 Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086 Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350
EUROPE
Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820
12/08/06
DS39762C-page 474
Preliminary

PIC18F97J60 Family Data Sheet

Uploaded by

Copyright:

Available Formats

PIC18F97J60 Family Data Sheet

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

PIC18F97J60 Family Data Sheet

Uploaded by

Copyright:

Available Formats

PIC18F97J60 Family Data Sheet

64/80/100-Pin High-Performance, 1-Mbit Flash Microcontrollers with Ethernet

2007 Microchip Technology Inc.

2007 Microchip Technology Inc.

Flexible Oscillator Structure:

Special Microcontroller Features:

External Memory Bus (100-pin devices only):

2007 Microchip Technology Inc.

PIC18F66J60 PIC18F66J65 PIC18F67J60 PIC18F86J60 PIC18F86J65 PIC18F87J60 PIC18F96J60 PIC18F96J65 PIC18F97J60

PIC18F66J60 PIC18F66J65 PIC18F67J60

2007 Microchip Technology Inc.

PIC18F86J60 PIC18F86J65 PIC18F87J60

2007 Microchip Technology Inc.

PIC18F96J60 PIC18F96J65 PIC18F97J60

RC1/T1OSI/ECCP2(1)/P2A(1) RC0/T1OSO/T13CKI RC6/TX1/CK1 RC7/RX1/DT1 RJ4/BA0 RJ5/CE RJ0/ALE RJ1/OE

2007 Microchip Technology Inc.

2007 Microchip Technology Inc.

Most Current Data Sheet

Customer Notification System

2007 Microchip Technology Inc.

EXTERNAL MEMORY BUS

EXTENDED INSTRUCTION SET

2007 Microchip Technology Inc.

Details on Individual Family Members

2007 Microchip Technology Inc.

DEVICE FEATURES FOR THE PIC18F97J60 FAMILY (80-PIN DEVICES)

2007 Microchip Technology Inc.

2007 Microchip Technology Inc.

PCU PCH PCL Program Counter 31 Level Stack

Instruction Bus <16>

Address Decode PORTD RD0:RD2(1) 8

Instruction Decode and Control

State Machine Control Signals

PRODH PRODL 3 BITOP 8 8 ALU<8> 8 8 x 8 Multiply 8 W 8 8

Timing Generation INTRC Oscillator Precision Band Gap Reference

2007 Microchip Technology Inc.

PCU PCH PCL Program Counter 31 Level Stack

Instruction Bus <16>

Address Decode PORTE RE0:RE7(1) 8

Instruction Decode & Control

State Machine Control Signals PRODH PRODL 3 BITOP 8 8 ALU<8> 8 8 x 8 Multiply 8 W 8 8

Timing Generation INTRC Oscillator Precision Band Gap Reference

PORTJ VDDCORE/VCAP VDD, VSS MCLR RJ4:RJ5(1)

2007 Microchip Technology Inc.

PCU PCH PCL Program Counter 31 Level Stack

System Bus Interface

12 FSR0 FSR1 FSR2 inc/dec logic

Instruction Bus <16>

Address Decode PORTE RE0:RE7(1) 8

State Machine Control Signals

PRODH PRODL 3 BITOP 8 8 ALU<8> 8 8 x 8 Multiply 8 W 8 8

Timing Generation INTRC Oscillator Precision Band Gap Reference

2007 Microchip Technology Inc.

PIC18F66J60/66J65/67J60 PINOUT I/O DESCRIPTIONS

CLKI OSC2/CLKO OSC2 CLKO 40

2007 Microchip Technology Inc.

PIC18F66J60/66J65/67J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

2007 Microchip Technology Inc.

PIC18F66J60/66J65/67J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

2007 Microchip Technology Inc.