CEA1

CEA 201 - Full
HÍc trñc tuy¿n t¡i https://quizlet.com/_e13xw2
1. There is a tremendous variety of products, from sin- T

gle-chip microcomputers costing a few dollars to su-
percomputers costing tens of millions of dollars that
can rightly claim the name "computer".
(T/F)
2. The variety of computer products is exhibited only in F

cost.
(T/F)
3. Computer organization refers to attributes of a sys- F

tem visible to the programmer.
(T/F)
4. Changes in computer technology are finally slowing F

down.
(T/F)
5. The textbook for this course is about the structure T

and function of computers.
(T/F)
6. The number of bits used to represent various data T

types is an example of an architectural attribute.
(T/F)
7. Interfaces between the computer and peripherals is T

an example of an organizational attribute.
(T/F)
8. Historically the distinction between architecture and F

organization has not been an important one.
(T/F)
9. A particular architecture may span many years and T

encompass a number of different computer models,
its organization changing with changing technology.
(T/F)
10. F
1 / 88
CEA 201 - Full
A microcomputer architecture and organization rela-
tionship is not very close.
(T/F)
11. Changes in technology not only influence organiza- T

tion but also result in the introduction of more pow-
erful and more complex architectures.
(T/F)
12. The hierarchical nature of complex systems is essen- T

tial to both their design and their description.
(T/F)
13. Both the structure and functioning of a computer are, T

in essence, simple.
(T/F)
14. A computer must be able to process, store, move, and T

control data.
(T/F)
15. When data are moved over longer distances, to or F

from a remote device, the process is known as data
transport.
(T/F)
16. Computer technology is changing at a __________ C

pace.
A. Slow
B. Slow to medium
C. Rapid
D. Non-existent
17. Computer _________ refers to those attributes that D

have a direct impact on the logical execution of a
program.
A. Organization
B. Specifics
C. Design
D. Architecture
2 / 88
CEA 201 - Full
18. Architectural attributes include __________ . A

A. I/O mechanisms
B. Control signals
C. Interfaces
D. Memory technology used
19. _________ attributes include hardware details trans- B

parent to the programmer.
A. Interface
B. Organizational
C. Memory
D. Architectural
20. It is a(n) _________ design issue whether a computer A

will have a multiply instruction.
A. Architectural
B. Memory
C. Elementary
D. Organizational
21. It is a(n) _________ issue whether the multiply in- D

struction will be implemented by a special multiply
unit or by a mechanism that makes repeated use of
the add unit of the system.
A. Architectural
B. Memory
C. Mechanical
D. Organizational
22. A __________ system is a set of interrelated subsys- B

tems.
A. Secondary
B. Hierarchical
C. Complex
D. Functional
23. An I/O device is referred to as a __________. C

A. CPU
B. Control device
3 / 88
CEA 201 - Full
C. Peripheral
D. Register
24. When data are moved over longer distances, to or A

from a remote device, the process is known as
__________.
A. Data communications
B. Registering
C. Structuring
D. Data transport
25. The _________ stores data. C

A. System bus
B. I/O
C. Main memory
D. Control unit
26. The __________ moves data between the computer B

and its external environment.
A. Data transport
B. I/O
C. Register
D. CPU interconnection
27. A common example of system interconnection is by B

means of a __________.
A. Register
B. System bus
C. Data transport
D. Control device
28. A _________ is a mechanism that provides for com- A

munication among CPU, main memory, and I/O.
A. System interconnection
B. CPU interconnection
C. Peripheral
D. Processor
29. _________ provide storage internal to the CPU. D

A. Control units
4 / 88
CEA 201 - Full
B. ALUs
C. Main memory
D. Registers
30. The __________ performs the computer's data pro- C

cessing functions.
A. Register
B. CPU interconnection
C. ALU
D. System bus
31. The world's first general-purpose electronic digital F

computer was designed and constructed at The Ohio
State University.
(T/F)
32. John Mauchly and John Eckert designed the ENIAC. T

(T/F)
33. The major drawback of the EDVAC was that it had F

to be programmed manually by setting switches and
plugging and unplugging cables.
(T/F)
34. The IAS is the prototype of all subsequent gener- T

al-purpose computers.
(T/F)
35. The IAS operates by repetitively performing an in- T

struction cycle.
(T/F)
36. Backward compatible means that the programs writ- T

ten for the older machines can be executed on the
new machine.
(T/F)
37. A vacuum tube is a solid-state device made from F

silicon.
(T/F)
5 / 88
CEA 201 - Full
38. Computers are classified into generations based on T

the fundamental hardware technology employed.
(T/F)
39. System software was introduced in the third genera- F

tion of computers.
(T/F)
40. A wafer is made of silicon and is broken up into chips T

which consists of many gates and/or memory cells
plus a number of input and output attachment points.
(T/F)
41. IBM's System/360 was the industry's first planned T

family of computers.
(T/F)
42. Intel's 4004 was the first chip to contain all of the T
components of a CPU on a single chip.
(T/F)
43. Designers wrestle with the challenge of balancing T

processor performance with that of main memory
and other computer components.
(T/F)
44. The Intel x86 evolved from RISC design principles F

and is used in embedded systems.
(T/F)
45. A common measure of performance for a proces- F

sor is the rate at which instructions are executed,
expressed as billions of instructions per seconds
(BIPS).
(T/F)
46. The _________ was the world's first general-purpose C

electronic digital computer.
A. UNIVAC
6 / 88
CEA 201 - Full
B. MARK IV
C. ENIAC
D. Hollerith's Counting Machine
47. The Electronic Numerical Integrator and Comput- D

er project was a response to U.S. needs during
_________.
A. The Civil War
B. The French-American War
C. World War I
D. World War II
48. The ENIAC used __________. A

A. Vacuum tubes
B. Integrated circuits
C. IAS
D. Transistors
49. The ENIAC is an example of a _________ generation A

computer.
A. First
B. Second
C. Third
D. Fourth
50. The __________ interprets the instructions in memo- B

ry and causes them to be executed.
A. Main memory
B. Control unit
C. I/O
D. Arithmetic and logic unit
51. The memory of the IAS consists of 1000 storage lo- D

cations called __________.
A. Opcodes
B. Wafers
C. VLSIs
D. Words
52. C
7 / 88
CEA 201 - Full
The __________ contains the 8-bit opcode instruction
being executed.
A. Memory buffer register
B. Instruction buffer register
C. Instruction register
D. Memory address register
53. During the _________ the opcode of the next instruc- B

tion is loaded into the IR and the address portion is
loaded into the MAR.
A. Execute cycle
B. Fetch cycle
C. Instruction cycle
D. Clock cycle
54. Second generation computers used __________. B

A. Integrated circuits
B. Transistors
C. Vacuum tubes
D. Large-scale integration
55. The __________ defines the third generation of com- A

puters.
A. Integrated circuit
B. Vacuum tube
C. Transistor
D. VLSI
56. The use of multiple processors on the same chip is A

referred to as __________ and provides the potential
to increase performance without increasing the clock
rate.
A. Multicore
B. GPU
C. Data channels
D. MPC
57. With the __________, Intel introduced the use of su- D

perscalar techniques that allow multiple instructions
to execute in parallel.
8 / 88
CEA 201 - Full
A. Core
B. 8080
C. 80486
D. Pentium
58. The __________ measures the ability of a computer B

to complete a single task.
A. Clock speed
B. Speed metric
C. Execute cycle
D. Cycle time
59. ARM processors are designed to meet the needs of D

_________.
A. Embedded real-time systems
B. Application platforms
C. Secure applications
D. All of the above
60. One increment, or pulse, of the system clock is re- A

ferred to as a _________.
A. Clock tick
B. Cycle time
C. Clock rate
D. Cycle speed
61. At a top level, a computer consists of CPU, memory, T

and I/O components.
(T/F)
62. The basic function of a computer is to execute pro- T

grams.
(T/F)
63. Program execution consists of repeating the process T

of instruction fetch and instruction execution.
(T/F)
64. Interrupts do not improve processing efficiency. F

(T/F)
9 / 88
CEA 201 - Full
65. An I/O module cannot exchange data directly with the F

processor.
(T/F)
66. A key characteristic of a bus is that it is not a shared F

transmission medium.
(T/F)
67. Computer systems contain a number of different bus- T

es that provide pathways between components at
various levels of the computer system hierarchy.
(T/F)
68. In general, the more devices attached to the bus, T

the greater the bus length and hence the greater the
propagation delay.
(T/F)
69. It is not possible to connect I/O controllers directly F

onto the system bus.
(T/F)
70. The method of using the same lines for multiple pur- T
poses is known as time multiplexing.
(T/F)
71. Timing refers to the way in which events are coordi- T

nated on the bus.
(T/F)
72. With asynchronous timing the occurrence of events F

on the bus is determined by a clock.
(T/F)
73. Because all devices on a synchronous bus are tied to T

a fixed clock rate, the system cannot take advantage
of advances in device performance.
(T/F)
10 / 88
CEA 201 - Full
74. The unit of transfer at the link layer is a phit and the F
unit transfer at the physical layer is a flit.
(T/F)
75. A key requirement for PCIe is high capacity to sup- T

port the needs of higher data rate I/O devices such
as Gigabit Ethernet.
(T/F)
76. Virtually all contemporary computer designs are B

based on concepts developed by __________ at the
Institute for Advanced Studies, Princeton.
A. John Maulchy
B. John von Neumann
C. Herman Hollerith
D. John Eckert
77. The von Neumann architecture is based on which D

concept?
A. Data and instructions are stored in a single
read-write memory
B. The contents of this memory are addressable by
location
C. Execution occurs in a sequential fashion
D. All of the above
78. A sequence of codes or instructions is called A

__________.
A. Software
B. Memory
C. An interconnect
D. A register
79. The processing required for a single instruction is C

called a(n) __________ cycle.
A. Execute
B. Fetch
C. Instruction
D. Packet
11 / 88
CEA 201 - Full
80. A(n) _________ is generated by a failure such as B
power failure or memory parity error.
A. I/O interrupt
B. Hardware failure interrupt
C. Timer interrupt
D. Program interrupt
81. A(n) _________ is generated by some condition that C

occurs as a result of an instruction execution.
A. Timer interrupt
B. I/O interrupt
C. Program interrupt
D. Hardware failure interrupt
82. The interconnection structure must support which D

transfer?
A. Memory to processor
B. Processor to memory
C. I/O to or from memory
D. All of the above
83. A bus that connects major computer components A

(processor, memory, I/O) is called a __________.
A. System bus
B. Address bus
C. Data bus
D. Control bus
84. The __________ are used to designate the source or D

destination of the data on the data bus.
A. System lines
B. Data lines
C. Control lines
D. Address lines
85. The data lines provide a path for moving data C

among system modules and are collectively called
the _________.
A. Control bus
B. Address bus
12 / 88
CEA 201 - Full
C. Data bus
D. System bus
86. A __________ is the high-level set of rules for ex- B

changing packets of data between devices.
A. Bus
B. Protocol
C. Packet
D. QPI
87. Each data path consists of a pair of wires (referred to A

as a __________) that transmits data one bit at a time.
A. Lane
B. Path
C. Line
D. Bus
88. The _________ receives read and write requests from A

the software above the TL and creates request pack-
ets for transmission to a destination via the link layer.
A. Transaction layer
B. Root layer
C. Configuration layer
D. Transport layer
89. The TL supports which of the following address D

spaces?
A. Memory
B. I/O
C. Message
D. All of the above
90. The QPI _________ layer is used to determine the C

course that a packet will traverse across the available
system interconnects.
A. Link
B. Protocol
C. Routing
D. Physical
13 / 88
CEA 201 - Full
91. No single technology is optimal in satisfying the T
memory requirements for a computer system.
(T/F)
92. A typical computer system is equipped with a hier- T

archy of memory subsystems, some internal to the
system and some external.
(T/F)
93. External memory is often equated with main memory. F

(T/F)
94. The processor requires its own local memory. T

(T/F)
95. Cache is not a form of internal memory. F

(T/F)
96. The unit of transfer must equal a word or an address- F

able unit.
(T/F)
97. Both sequential access and direct access involve a T

shared read-write mechanism.
(T/F)
98. In a volatile memory, information decays naturally or T

is lost when electrical power is switched off.
(T/F)
99. To achieve greatest performance the memory must T

be able to keep up with the processor.
(T/F)
100. Secondary memory is used to store program and data F

files and is usually visible to the programmer only in
terms of individual bytes or words.
(T/F)
101. F
14 / 88
CEA 201 - Full
The L1 cache is slower than the L3 cache.
(T/F)
102. With write back updates are made only in the cache. T
(T/F)
103. It has become possible to have a cache on the same T

chip as the processor.
(T/F)
104. All of the Pentium processors include two on-chip L1 T

caches, one for data and one for instructions.
(T/F)
105. Cache design for HPC is the same as that for other F
hardware platforms and applications.
(T/F)
106. __________ refers to whether memory is internal or A

external to the computer.
A. Location
B. Access
C. Hierarchy
D. Tag
107. Internal memory capacity is typically expressed in C

terms of _________.
A. Hertz
B. Nanos
C. Bytes
D. LOR
108. For internal memory, the __________ is equal to the B

number of electrical lines into and out of the memory
module.
A. Access time
B. Unit of transfer
C. Capacity
D. Memory ratio
15 / 88
CEA 201 - Full
109. "Memory is organized into records and access must A
be made in a specific linear sequence" is a descrip-
tion of __________.
A. Sequential access
B. Direct access
C. Random access
D. Associative
110. individual blocks or records have a unique address C

based on physical location with __________.
A. Associative
B. Physical access
C. Direct access
D. Sequential access
111. For random-access memory, __________ is the time D

from the instant that an address is presented to the
memory to the instant that data have been stored or
made available for use.
A. Memory cycle time
B. Direct access
C. Transfer rate
D. Access time
112. The ________ consists of the access time plus any B

additional time required before a second access can
commence.
A. Latency
B. Memory cycle time
C. Direct access
D. Transfer rate
113. A portion of main memory used as a buffer to hold A

data temporarily that is to be read out to disk is
referred to as a _________.
A. Disk cache
B. Latency
C. Virtual address
D. Miss
16 / 88
CEA 201 - Full
114. A line includes a _________ that identifies which par- C
ticular block is currently being stored.
A. Cache
B. Hit
C. Tag
D. Locality
115. __________ is the simplest mapping technique and A

maps each block of main memory into only one pos-
sible cache line.
A. Direct mapping
B. Associative mapping
C. Set associative mapping
D. None of the above
116. When using the __________ technique all write oper- C

ations made to main memory are made to the cache
as well.
A. Write back
B. LRU
C. Write through
D. Unified cache
117. The key advantage of the __________ design is that B

it eliminates contention for the cache between the
instruction fetch/decode unit and the execution unit.
A. Logical cache
B. Split cache
C. Unified cache
D. Physical cache
118. The Pentium 4 _________ component executes mi- C

cro-operations, fetching the required data from the L1
data cache and temporarily storing results in regis-
ters.
A. Fetch/decode unit
B. Out-of-order execution logic
C. Execution unit
D. Memory subsystem
17 / 88
CEA 201 - Full
119. In reference to access time to a two-level memory, a A
_________ occurs if an accessed word is not found in
the faster memory.
A. Miss
B. Hit
C. Line
D. Tag
120. A logical cache stores data using __________. B

A. Physical addresses
B. Virtual addresses
C. Random addresses
121. The basic element of a semiconductor memory is the T

memory cell.
(T/F)
122. A characteristic of ROM is that it is volatile. F

(T/F)
123. RAM must be provided with a constant power supply. T

(T/F)
124. The two traditional forms of RAM used in computers T

are DRAM and SRAM.
(T/F)
125. A static RAM will hold its data as long as power is T

supplied to it.
(T/F)
126. Nonvolatile means that power must be continuously F

supplied to the memory to preserve the bit values.
(T/F)
127. The advantage of RAM is that the data or program F

is permanently in main memory and need never be
loaded from a secondary storage device.
(T/F)
18 / 88
CEA 201 - Full
128. Semiconductor memory comes in packaged chips. T

(T/F)
129. All DRAMs require a refresh operation. T

(T/F)
130. A number of chips can be grouped together to form a T

memory bank.
(T/F)
131. An error-correcting code enhances the reliability of T

the memory at the cost of added complexity.
(T/F)
132. DRAM is much costlier than SRAM. F

(T/F)
133. RDRAM is limited by the fact that it can only send data F
to the processor once per bus clock cycle.
(T/F)
134. The prefetch buffer is a memory cache located on the T

RAM chip.
(T/F)
135. The SRAM on the CDRAM cannot be used as a buffer F

to support the serial access of a block of data.
(T/F)
136. Which properties do all semiconductor memory cells D

share?
A. They exhibit two stable states which can be used
to represent binary 1 and 0
B. They are capable of being written into to set the
state
C. They are capable of being read to sense the state
D. All of the above
137. A
19 / 88
CEA 201 - Full
One distinguishing characteristic of memory that is
designated as _________ is that it is possible to both
to read data from the memory and to write new data
into the memory easily and rapidly.
A. RAM
B. ROM
C. EPROM
D. EEPROM
138. Which of the following memory types are nonvolatile? D

A. Erasable PROM
B. Programmable ROM
C. Flash memory
D. All of the above
139. In a _________, binary values are stored using tradi- B

tional flip-flop logic-gate configurations.
A. ROM
B. SRAM
C. DRAM
D. RAM
140. A __________ contains a permanent pattern of data C

that cannot be changed, is nonvolatile, and cannot
have new data written into it.
A. RAM
B. SRAM
C. ROM
D. Flash memory
141. With _________ the microchip is organized so that a A

section of memory cells are erased in a single action.
A. Flash memory
B. SDRAM
C. DRAM
D. EEPROM
142. __________ can be caused by harsh environmental B

abuse, manufacturing defects, and wear.
A. SEC errors
20 / 88
CEA 201 - Full
B. Hard errors
C. Syndrome errors
D. Soft errors
143. _________ can be caused by power supply problems A

or alpha particles.
A. Soft errors
B. AGT errors
C. Hard errors
D. SEC errors
144. The _________ exchanges data with the processor B

synchronized to an external clock signal and running
at the full speed of the processor/memory bus with-
out imposing wait states.
A. DDR-DRAM
B. SDRAM
C. CDRAM
145. ________ can send data to the processor twice per C

clock cycle.
A. CDRAM
B. SDRAM
C. DDR-DRAM
D. RDRAM
146. __________ increases the data transfer rate by in- A

creasing the operational frequency of the RAM chip
and by increasing the prefetch buffer from 2 bits to 4
bits per chip.
A. DDR2
B. RDRAM
C. CDRAM
D. DDR3
147. ________ increases the prefetch buffer size to 8 bits. C

A. CDRAM
B. RDRAM
21 / 88
CEA 201 - Full
C. DDR3
D. All of the above
148. Theoretically, a DDR module can transfer data at a A

clock rate in the range of __________ MHz.
A. 200 to 600
B. 400 to 1066
C. 600 to 1400
D. 800 to 1600
149. A DDR3 module transfers data at a clock rate of B

__________ MHz.
A. 600 to 1200
B. 800 to 1600
C. 1000 to 2000
D. 1500 to 3000
150. The ________ enables the RAM chip to preposition D

bits to be placed on the data bus as rapidly as possi-
ble.
A. Flash memory
B. Hamming code
C. RamBus
D. Buffer
151. Magnetic disks are the foundation of external memo- T

ry on virtually all computer systems.
(T/F)
152. During a read or write operation, the head rotates F

while the platter beneath it stays stationary.
(T/F)
153. The width of a track is double that of the head. F

(T/F)
154. There are typically hundreds of sectors per track and T

they may be either fixed or variable lengths.
(T/F)
22 / 88
CEA 201 - Full
155. A bit near the center of a rotating disk travels past a T
fixed point slower than a bit on the outside.
(T/F)
156. The disadvantage of using CAV is that individual F

blocks of data can only be directly addressed by track
and sector.
(T/F)
157. A removable disk can be removed and replaced with T

another disk.
(T/F)
158. The head must generate or sense an electromagnetic T

field of sufficient magnitude to write and read prop-
erly.
(T/F)
159. The transfer time to or from the disk does not depend F
on the rotation speed of the disk.
(T/F)
160. RAID is a set of physical disk drives viewed by the T

operating system as a single logical drive.
(T/F)
161. RAID level 0 is not a true member of the RAID family T

because it does not include redundancy to improve
performance.
(T/F)
162. Because data are striped in very small strips, RAID 3 F

cannot achieve very high data transfer rates.
(T/F)
163. The SSDs now on the market use a type of semicon- T

ductor memory referred to as flash memory.
(T/F)
164. F
23 / 88
CEA 201 - Full
SSD performance has a tendency to speed up as the
device is used.
(T/F)
165. Flash memory becomes unusable after a certain T

number of writes.
(T/F)
166. Greater ability to withstand shock and damage, im- C

provement in the uniformity of the magnet film sur-
face to increase disk reliability, and a significant re-
duction in overall surface defects to help reduce
read-write errors, are all benefits of ___________.
a. magnetic read and write mechanisms
b. platters
c. the glass substrate
d. a solid state drive
167. Adjacent tracks are separated by _________. B

a. sectors
b. gaps
c. pits
d. heads
168. Data are transferred to and from the disk in C

__________.
a. tracks
b. gaps
c. sectors
d. pits
169. In most contemporary systems fixed-length sectors D

are used, with _________ bytes being the nearly uni-
versal sector size.
a. 64
b. 128
c. 256
d. 512
170. A
24 / 88
CEA 201 - Full
Scanning information at the same rate by rotating the
disk at a fixed speed is known as the _________.
a. constant angular velocity
b. magnetoresistive
c. rotational delay
d. constant linear velocity
171. The disadvantage of _________ is that the amount of B

data that can be stored on the long outer tracks is
only the same as what can be stored on the short
inner tracks.
a. SSD
b. CAV
c. ROM
d. CLV
172. A __________ disk is permanently mounted in the A

disk drive, such as the hard disk in a personal com-
puter.
a. nonremovable
b. movable-head
c. double sided
d. removable
173. When the magnetizable coating is applied to both C

sides of the platter the disk is then referred to as
_________.
a. multiple sided
b. substrate
c. double sided
d. all of the above
174. The set of all the tracks in the same relative position D
on the platter is referred to as a _________.
a. floppy disk
b. single-sided disk
c. sector
d. cylinder
175. A
25 / 88
CEA 201 - Full
The sum of the seek time and the rotational delay
equals the _________, which is the time it takes to get
into position to read or write.
a. access time
b. gap time
c. transfer time
d. constant angular velocity
176. __________ is the standardized scheme for multi- A

ple-disk database design.
a. RAID
b. CAV
c. CLV
d. SSD
177. RAID level ________ has the highest disk overhead of B

all RAID types.
a. 0
b. 1
c. 3
d. 5
178. A _________ is a high-definition video disk that can D

store 25 Gbytes on a single layer on a single side.
a. DVD
b. DVD-R
c. DVD-RW
d. Blu-ray DVD
179. ________ is when the disk rotates more slowly for C

accesses near the outer edge than for those near the
center.
a. Constant angular velocity (CAV)
b. Magnetoresistive
c. Constant linear velocity (CLV)
d. Seek time
180. The areas between pits are called _________. A

a. lands
b. sectors
26 / 88
CEA 201 - Full
c. cylinders
d. strips
181. A set of I/O modules is a key element of a computer T

system.
(T/F)
182. An I/O module must recognize one unique address T

for each peripheral it controls.
(T/F)
183. I/O channels are commonly seen on microcomputers, F

whereas I/O controllers are used on mainframes.
(T/F)
184. It is the responsibility of the processor to periodically T

check the status of the I/O module until it finds that
the operation is complete.
(T/F)
185. With isolated I/O there is a single address space for F

memory locations and I/O devices.
(T/F)
186. A disadvantage of memory-mapped I/O is that valu- T

able memory address space is used up.
(T/F)
187. The disadvantage of the software poll is that it is time T

consuming.
(T/F)
188. With a daisy chain the processor just picks the inter- F
rupt line with the highest priority.
(T/F)
189. Bus arbitration makes use of vectored interrupts. T

(T/F)
190. F
27 / 88
CEA 201 - Full
The rotating interrupt mode allows the processor to
inhibit interrupts from certain devices.
(T/F)
191. Because the 82C55A is programmable via the control T

register, it can be used to control a variety of simple
peripheral devices.
(T/F)
192. When large volumes of data are to be moved, a more T

efficient technique is direct memory access (DMA).
(T/F)
193. An I/O channel has the ability to execute I/O instruc- T

tions, which gives it complete control over I/O opera-
tions.
(T/F)
194. A multipoint external interface provides a dedicated F

line between the I/O module and the external device.
(T/F)
195. A Thunderbolt compatible peripheral interface is no F

more complex than that of a simple USB device.
(T/F)
196. The _________ contains logic for performing a com- B

munication function between the peripheral and the
bus.
A. I/O channel
B. I/O module
C. I/O processor
D. I/O command
197. The most common means of computer/user interac- A

tion is a __________.
A. keyboard/monitor
B. mouse/printer
C. modem/printer
D. monitor/printer
28 / 88
CEA 201 - Full
198. The I/O function includes a _________ requirement C

to coordinate the flow of traffic between internal re-
sources and external devices.
A. cycle
B. status reporting
C. control and timing
D. data
199. An I/O module that takes on most of the detailed pro- A

cessing burden, presenting a high-level interface to
the processor, is usually referred to as an _________.
A. I/O channel
B. I/O command
C. I/O controller
D. device controller
200. An I/O module that is quite primitive and requires de- B

tailed control is usually referred to as an _________.
A. I/O command
B. I/O controller
C. I/O channel
D. I/O processor
201. The _________ command causes the I/O module to D

take an item of data from the data bus and subse-
quently transmit that data item to the peripheral.
A. control
B. test
C. read
D. write
202. The ________ command is used to activate a periph- A

eral and tell it what to do.
A. control
B. test
C. read
D. write
203. C
29 / 88
CEA 201 - Full
________ is when the DMA module must force the
processor to suspend operation temporarily.
A. Interrupt
B. Thunderbolt
C. Cycle stealing
D. Lock down
204. The 8237 DMA is known as a _________ DMA con- D

troller.
A. command
B. cycle stealing
C. interrupt
D. fly-by
205. ________ is a digital display interface standard now A

widely adopted for computer monitors, laptop dis-
plays, and other graphics and video interfaces.
A. DisplayPort
B. PCI Express
C. Thunderbolt
D. InfiniBand
206. The ________ layer is the key to the operation C

of Thunderbolt and what makes it attractive as a
high-speed peripheral I/O technology.
A. cable
B. application
C. common transport
D. physical
207. The Thunderbolt protocol _________ layer is respon- D

sible for link maintenance including hot-plug detec-
tion and data encoding to provide highly efficient data
transfer.
A. cable
B. application
C. common transport
D. physical
208. B
30 / 88
CEA 201 - Full
The ________ contains I/O protocols that are mapped
on to the transport layer.
A. cable
B. application
C. common transport
D. physical
209. A ________ is used to connect storage systems, A

routers, and other peripheral devices to an InfiniBand
switch.
A. target channel adapter
B. InfiniBand switch
C. host channel adapter
D. subnet
210. A ________ connects InfiniBand subnets, or con- D

nects an InfiniBand switch to a network such as a
local area network, wide area network, or storage area
network.
A. memory controller
B. TCA
C. HCA
D. router
211. Scheduling and memory management are the two T

OS functions that are most relevant to the study of
computer organization and architecture.
(T/F)
212. The end user is concerned mainly with the comput- F

er's architecture.
(T/F)
213. The most important system program is the OS. T

(T/F)
214. The ABI is the boundary between hardware and soft- F

ware.
(T/F)
31 / 88
CEA 201 - Full
215. The OS must determine how much processor time is T
to be devoted to the execution of a particular user
program.
(T/F)
216. With a batch operating system the user does not have T
direct access to the processor.
(T/F)
217. Privileged instructions are certain instructions that T

are designated special and can be executed only by
the monitor.
(T/F)
218. Uniprogramming is the central theme of modern op- F

erating systems.
(T/F)
219. Both batch multiprogramming and time sharing use T

multiprogramming.
(T/F)
220. An interrupt is a hardware-generated signal to the T

processor.
(T/F)
221. Swapping is an I/O operation. T

(T/F)
222. With demand paging it is necessary to load an entire F

process into main memory.
(T/F)
223. The Pentium II includes hardware for both segmenta- T

tion and paging.
(T/F)
224. ARM provides a versatile virtual memory system ar- T

chitecture that can be tailored to the needs of the
32 / 88
CEA 201 - Full
embedded system designer.
(T/F)
225. Managers are users of domains that must observe the F

access permissions of the individual sections and/or
pages that make up that domain.
(T/F)
226. The __________ is a program that controls the execu- B

tion of application programs and acts as an interface
between applications and the computer hardware.
A. job control language
B. operating system
C. batch system
D. nucleus
227. Facilities and services provided by the OS that assist A

the programmer in creating programs are in the form
of _________ programs that are not actually part of
the OS but are accessible through the OS.
A. utility
B. multitasking
C. JCL
D. logical address
228. The _________ defines the repertoire of machine lan- D

guage instructions that a computer can follow.
A. ABI
B. API
C. HLL
D. ISA
229. The _________ defines the system call interface to C

the operating system and the hardware resources
and services available in a system through the user
instruction set architecture.
A. HLL
B. API
C. ABI
D. ISA
33 / 88
CEA 201 - Full
230. The ________ gives a program access to the hard- D

ware resources and services available in a system
through the user instruction set architecture supple-
mented with high-level language library calls.
A. JCL
B. ISA
C. ABI
D. API
231. A _________ system works only one program at a B

time.
A. batch
B. uniprogramming
C. kernel
D. privileged instruction
232. A _________ is a special type of programming lan- A

guage used to provide instructions to the monitor.
A. job control language
B. multiprogram
C. kernel
D. utility
233. The _________ scheduler determines which pro- A

grams are admitted to the system for processing.
A. long-term
B. medium-term
C. short-term
D. I/O
234. The ________ scheduler is also known as the dis- C

patcher.
A. long-term
B. medium-term
C. short-term
D. I/O
235. A _________ is an actual location in main memory. D

A. logical address
34 / 88
CEA 201 - Full
B. partition address
C. base address
D. physical address
236. ________ is when the processor spends most of its B

time swapping pages rather than executing instruc-
tions.
A. Swapping
B. Thrashing
C. Paging
D. Multitasking
237. Virtual memory schemes make use of a special cache A

called a ________ for page table entries.
A. TLB
B. HLL
C. VMC
D. SPB
238. With _________ the virtual address is the same as the A

physical address.
A. unsegmented unpaged memory
B. unsegmented paged memory
C. segmented unpaged memory
D. segmented paged memory
239. A _________ is a collection of memory regions. C

A. APX
B. nucleus
C. domain
D. page table
240. The OS maintains a __________ for each process B

that shows the frame location for each page of the
process.
A. kernel
B. page table
C. TLB
D. logical address
35 / 88
CEA 201 - Full
241. Our primary counting system is based on binary dig- F
its to represent numbers.
(T/F)
242. The decimal system has a radix of 100. F

(T/F)
243. Negative powers of 10 are used to represent the po- T

sitions of the numbers for decimal fractions.
(T/F)
244. A number with both an integer and fractional part has T

digits raised to both positive and negative powers of
10.
(T/F)
245. In any number, the rightmost digit is referred to as the F

most significant digit.
(T/F)
246. A number cannot be converted from binary notation F

to decimal notation.
(T/F)
247. There are 50 tens in the number 509. T

(T/F)
248. The decimal system is a special case of a positional T

number system with radix 10 and with digits in the
range 0 through 9.
(T/F)
249. Although convenient for computers, the binary sys- T

tem is exceedingly cumbersome for human beings.
(T/F)
250. A nibble is a grouping of four decimal digits. F

(T/F)
251. F
36 / 88
CEA 201 - Full
Hexadecimal notation is only used for representing
integers.
(T/F)
252. It is extremely easy to convert between binary and T

hexadecimal notation.
(T/F)
253. Hexadecimal notation is more compact than binary T

notation.
(T/F)
254. A sequence of hexadecimal digits can be thought of F

as representing an integer in base 10.
(T/F)
255. Because of the inherent binary nature of digital com- T

puter components, all forms of data within computers
are represented by various binary codes.
(T/F)
256. The decimal system has a base of _________. B

A. 0
B. 10
C. 100
D. 1000
257. Which digit represents "hundreds" in the number B

8732?
A. 8
B. 7
C. 3
D. 2
258. Which of the following is correct? C

A. 25 = (2 x 10^2) + (5 x 10^1)
B. 289 = (2 x 10^3) + (8 x 10^1) + (9 x 10^0)
C. 7523 = (7 x 10^3) + (5 x 10^2) + (2 x 10^1) + (3 x
10^0)
D. 0.628 = (6 x 10^-3) + (2 x 10^-2) + (8 x 10^-1)
37 / 88
CEA 201 - Full
259. In the number 3109, the 3 is referred to as the A

_________.
A. most significant digit
B. least significant digit
C. radix
D. base
260. In the number 3109, the 9 is referred to as the B

_________.
B. least significant digit
C. radix
D. base
261. Numbers in the binary system are represented to the C

_________.
A. base 0
B. base 1
C. base 2
D. base 10
262. Hexadecimal has a base of _________. D

A. 2
B. 8
C. 10
D. 16
263. The binary string 110111100001 is equivalent to A

__________.
A. DE1 (16)
B. C78 (16)
C. FF64 (16)
D. B8F (16)
264. The _________ system uses only the numbers 0 and B

1.
A. positional
B. binary
38 / 88
CEA 201 - Full
C. hexadecimal
D. decimal
265. Decimal "10" is __________ in binary. C

A. 1000
B. 0010
C. 1010
D. 0001
266. Decimal "10" is _________ in hexadecimal. B

A. 1
B. A
C. 0
D. FF
267. Four bits is called a _________. C

A. radix point
B. byte
C. nibble
D. binary digit
268. Another term for "base" is __________. A

A. radix
B. integer
C. position
D. digit
269. In the number 472.156 the 2 is the _________. D

B. radix point
C. least significant digit
D. none of the above
270. Binary 0101 is hexadecimal _________. B

A. 0
B. 5
C. A
D. 10
271. T
39 / 88
CEA 201 - Full
One drawback of sign-magnitude representation is
that there are two representations of 0.
272. Both sign-magnitude representation and twos com- T

plement representation use the most significant bit
as a sign bit.
273. It is not necessary for the ALU to signal when over- F

flow occurs.
274. Overflow can only occur if there is a carry. F
275. Compared with addition and subtraction, multiplica- T

tion is a complex operation, whether performed in
hardware of software.
276. For each 1 on the multiplier, an add and a shift op- T

eration are required; but for each 0 only a shift is
required.
277. Addition and subtraction can be performed on num- T

bers in twos complement notation by treating them
as unsigned integers.
278. Booth's algorithm performs more additions and sub- F

tractions than a straightforward algorithm.
279. With a fixed-point notation it is possible to represent T

a range of positive and negative integers centered on
or near 0.
280. An advantage of biased representation is that non- T

negative floating-point numbers can be treated as
integers for comparison purposes.
281. For base 2 representation, a normal number is one F

in which the most significant bit of the significand is
zero.
282. T
40 / 88
CEA 201 - Full
Actual floating-point representations include a spe-
cial bit pattern to designate zero.
283. The numbers represented in floating-point notation T

are not spaced evenly along the number line, as are
fixed-point numbers.
284. Overflow is a less serious problem because the result F

can generally be satisfactorily approximated by 0.
285. One of the trade-offs of floating-point math is that T

many calculations produce results that are not exact
and have to be rounded to the nearest value that the
notation can represent.
286. The most common scheme in implementing the inte- twos complement
ger portion of the ALU is: representation
a. sign-magnitude representation
b. biased representation
c. twos complement representation
d. ones complement representation
287. __________ representation is almost universally Twos compliment

used as the processor representation for integers.
a. Biased
b. Twos compliment
c. Sign-magnitude
d. Decimal
288. Moving the sign bit to the new leftmost position sign extension
and filling in with copies of the sign bit is called
_________.
a. sign extension
b. range extension
c. bit extension
d. partial extension
289. In ________ representation the rule for forming the sign-magnitude

negation of an integer is to invert the sign bit.
a. ones complement
41 / 88
CEA 201 - Full
b. twos complement
c. biased
d. sign-magnitude
290. ________ is when the result may be larger than can Overflow
be held in the word size being used.
a.Overflow
b. Arithmetic shift
c. Underflow
d. Partial product
291. __________ involves the generation of partial prod- Multiplication

ucts, one for each digit in the multiplier, which are
then summed to produce the final product.
a. Addition
b. Subtraction
c. Multiplication
d. Division
292. Although considered obsolete, the term _________ is mantissa

sometimes used instead of significand.
a. minuend
b. mantissa
c. base
d. subtrahend
293. Negative numbers less than -(2 - 2^-23) x 2 128 are negative overflow
called _________.
a. positive underflow
b. positive overflow
c. negative underflow
d. negative overflow
294. Negative numbers greater than 2^-127 are called negative under-
_________. flow
a. negative overflow
b. negative underflow
c. positive overflow
d. positive underflow
42 / 88
CEA 201 - Full
295. Positive numbers less than 2^-127 are called positive underflow
________.
a. positive underflow
c. negative underflow
296. Positive numbers greater than (2 - 2^-23) x 2^-128 are positive overflow
called _________.
a. negative underflow
c. positive underflow
297. _________ formats extend a supported basic format Extended preci-

by providing additional bits in the exponent and in the sion
significand.
a. Arithmetic
b. Basic
c. Extended precision
d. Interchange
298. _________ are included in IEEE 754 to handle cases Subnormal num-
of exponent underflow. bers
a. Subnormal numbers
b. Guard bits
c. Normal numbers
d. Radix points
299. __________ is when a positive exponent exceeds the Exponent overflow

maximum possible exponent value.
a. Significand underflow
b. Significand overflow
c. Exponent overflow
d. Exponent underflow
300. __________ means that the number is too small to be Exponent under-
represented and it may be reported as 0. flow
a. Negative underflow
b. Exponent underflow
43 / 88
CEA 201 - Full
c. Positive underflow
d. Significand underflow
301. The operation of the digital computer is based on the T

storage and processing of binary data.
(T/F)
302. Claude Shannon, a research assistant in the Electri- F

cal Engineering Department at M.I.T., proposed the
basic principles of Boolean algebra.
(T/F)
303. In the absence of parentheses, the AND operation T

takes precedence over the OR operation.
(T/F)
304. Logical functions are implemented by the intercon- F

nection of decoders.
(T/F)
305. The delay by the propagation time of signals through T

the gate is known as the gate delay.
(T/F)
306. A combinational circuit consists of n binary inputs T

and m binary outputs.
(T/F)
307. Any Boolean function can be implemented in elec- T

tronic form as a network of gates.
(T/F)
308. A Boolean function can be realized in the sum of F

products (SOP) form but not in the product of sums
(POS) form.
(T/F)
309. "Don't care" conditions are when certain combina- T

tions of values of variables never occur, and therefore
44 / 88
CEA 201 - Full
the corresponding output never occurs.
(T/F)
310. The value to be loaded into the program counter can T

come from a binary counter, the instruction register,
or the output of the ALU.
(T/F)
311. In general, a decoder has n inputs and 2^n outputs. T

(T/F)
312. Combinational circuits are often referred to as "mem- T

oryless" circuits because their output depends only
on their current input and no history of prior inputs
is retained.
(T/F)
313. Binary addition is exactly the same as Boolean alge- F

bra.
(T/F)
314. Events in the digital computer are synchronized to a T

clock pulse so that changes occur only when a clock
pulse occurs.
(T/F)
315. A register is a digital circuit used within the CPU to T

store one or more bits of data.
(T/F)
316. The operand ________ yields true if and only if both C

of its operands are true.
A. XOR
B. OR
C. AND
D. NOT
317. The operation _________ yields true if either or both D

of its operands are true.
A. NOT
45 / 88
CEA 201 - Full
B. AND
C. NAND
D. OR
318. The unary operation _________ inverts the value of B

its operand.
A. OR
B. NOT
C. NAND
D. XOR
319. A _______ is an electronic circuit that produces an A

output signal that is a simple Boolean operation on
its input signals.
A. gate
B. decoder
C. counter
D. flip-flop
320. Which of the following is a functionally complete set? D

A. AND, NOT
B. NOR
C. AND, OR, NOT
D. all of the above
321. For more than four variables an alternative approach B

is a tabular technique referred to as the _________
method.
A. DeMorgan
B. Quine-McCluskey
C. Karnaugh map
D. Boole-Shannon
322. ________ are used in digital circuits to control signal A

and data routing.
A. Multiplexers
B. Program counters
C. Flip-flops
D. Gates
46 / 88
CEA 201 - Full
323. ________ is implemented with combinational cir- C
cuits.
A. Nano memory
B. Random access memory
C. Read only memory
D. No memory
324. The ________ exists in one of two states and, in the D

absence of input, remains in that state.
A. assert
B. complex PLD
C. decoder
D. flip-flop
325. The ________ flip-flop has two inputs and all possible A
combinations of input values are valid.
A. J-K
B. D
C. S-R
D. clocked S-R
326. A _________ accepts and/or transfers information se- B

rially.
A. S-R latch
B. shift register
C. FPGA
D. parallel register
327. Counters can be designated as _________. C

A. asynchronous
B. synchronous
C. both asynchronous and synchronous
D. neither asynchronous or synchronous
328. CPUs make use of _________ counters, in which all of A

the flip-flops of the counter change at the same time.
A. synchronous
B. asynchronous
C. clocked S-R
D. timed ripple
47 / 88
CEA 201 - Full
329. The _________ table provides the value of the next A

output when the inputs and the present output are
known, which is exactly the information needed to
design the counter or any sequential circuit.
A. excitation
B. Kenough
C. J-K flip-flop
D. FPGA
330. A _________ is a PLD featuring a general struc- B

ture that allows very high logic capacity and offers
more narrow logic resources and a higher ration of
flip-flops to logic resources than do CPLDs.
A. SPLD
B. FPGA
C. PAL
D. PLA
331. One boundary where the computer designer and the T

computer programmer can view the same machine is
the machine instruction set.
(T/F)
332. The operation to be performed is specified by a binary T

code known as the operation code.
(T/F)
333. The address of the next instruction to be fetched F

must be a real address, not a virtual address.
(T/F)
334. It has become common practice to use a symbolic T

representation of machine instructions.
(T/F)
335. A high-level language expresses operations in a ba- F

sic form involving the movement of data to or from
registers.
(T/F)
48 / 88
CEA 201 - Full
336. One of the traditional ways of describing processor T

architecture is in terms of the number of addresses
contained in each instruction.
(T/F)
337. Memory references are faster than register refer- F

ences.
(T/F)
338. The instruction set is the programmer's means of T

controlling the processor.
(T/F)
339. Addresses are a form of data. T

(T/F)
340. Not all machine languages include numeric data F

types.
(T/F)
341. ARM processors support data types of 8 (byte), 16 T

(halfword), and 32 (word) bits in length.
(T/F)
342. Most machines provide the basic arithmetic opera- T

tions of add, subtract, multiply, and divide.
(T/F)
343. A branch can be either forward or backward. T

(T/F)
344. Procedures do not allow programming tasks to be F

subdivided into smaller units.
(T/F)
345. The focus of MMX technology is multimedia program- T

ming.
(T/F)
49 / 88
CEA 201 - Full
346. The ________ specifies the operation to be per- B
formed.
A. source operand reference
B. opcode
C. next instruction reference
D. processor register
347. A(n) _________ expresses operations in a concise B

algebraic form using variables.
A. opcode
B. high-level language
C. machine language
D. register
348. There must be ________ instructions for moving data C

between memory and the registers.
A. branch
B. logic
C. memory
D. I/O
349. ________ instructions operate on the bits of a word A

as bits rather than as numbers, providing capabilities
for processing any other type of data the user may
wish to employ.
A. Logic
B. Arithmetic
C. Memory
D. Test
350. _________ instructions provide computational capa- D

bilities for processing number data.
A. Boolean
B. Logic
C. Memory
D. Arithmetic
351. _______ instructions are needed to transfer pro- A

grams and data into memory and the results of com-
putations back out to the user.
50 / 88
CEA 201 - Full
A. I/O
B. Transfer
C. Control
D. Branch
352. The x86 data type that is a signed binary value con- C
tained in a byte, word, or doubleword, using twos
complement representation is _________.
A. general
B. ordinal
C. integer
D. packed BCD
353. The most fundamental type of machine instruction is B

the _________ instruction.
A. conversion
B. data transfer
C. arithmetic
D. logical
354. The _________ instruction includes an implied ad- A

dress.
A. skip
B. rotate
C. stack
D. push
355. Which of the following is a true statement? D

A. a procedure can be called from more than one
location
B. a procedure call can appear in a procedure
C. each procedure call is matched by a return in the
called program
D. all of the above
356. The entire set of parameters, including return ad- B

dress, which is stored for a procedure invocation is
referred to as a _________.
A. branch
B. stack frame
51 / 88
CEA 201 - Full
C. pop
D. push
357. Which ARM operation category includes logical in- A

structions (AND, OR, XOR), add and subtract instruc-
tions, and test and compare instructions?
A. data-processing instructions
B. branch instructions
C. load and store instructions
D. extend instructions
358. In the ARM architecture only _________ instructions C

access memory locations.
A. data processing
B. status register access
C. load and store
D. branch
359. Which data type is defined in MMX? D

A. packed byte
B. packed word
C. packed doubleword
D. all of the above
360. A branch instruction in which the branch is always B

taken is _________.
A. conditional branch
B. unconditional branch
C. jump
D. bi-endian
361. The value of the mode field determines which ad- T

dressing mode is to be used.
(T/F)
362. In a system without virtual memory, the effective ad- F

dress is a virtual address or a register.
(T/F)
363. T
52 / 88
CEA 201 - Full
The disadvantage of immediate addressing is that the
size of the number is restricted to the size of the
address field.
(T/F)
364. With direct addressing, the length of the address field T

is usually less than the word length, thus limiting the
address range.
(T/F)
365. Register addressing is similar to direct addressing T

with the only difference being that the address field
refers to a register rather than a main memory ad-
dress.
(T/F)
366. Register indirect addressing uses the same number F

of memory references as indirect addressing.
(T/F)
367. Three of the most common uses of stack address- F

ing are relative addressing, base-register addressing,
and indexing.
(T/F)
368. The method of calculating the EA is the same for both T

base-register addressing and indexing.
(T/F)
369. Typically an instruction set will include both prein- F

dexing and postindexing.
(T/F)
370. The x86 is equipped with a variety of addressing T

modes intended to allow the efficient execution of
high-level languages.
(T/F)
371. The base with index and displacement mode sums T

the contents of the base register, the index register,
53 / 88
CEA 201 - Full
and a displacement to form the effective address.
(T/F)
372. The memory transfer rate has not kept up with in- T
creases in processor speed.
(T/F)
373. For addresses that reference memory the range of F

addresses that can be referenced is not related to the
number of address bits.
(T/F)
374. The principal price to pay for variable-length instruc- T

tions is an increase in the complexity of the proces-
sor.
(T/F)
375. One advantage of linking the addressing mode to the T

operand rather than the opcode is that any address-
ing mode can be used with any opcode.
(T/F)
376. The advantage of __________ is that no memory ref- B

erence other than the instruction fetch is required to
obtain the operand.
A. direct addressing
B. immediate addressing
C. register addressing
D. stack addressing
377. The principal advantage of ___________ addressing D

is that it is a very simple form of addressing.
A. displacement
B. register
C. stack
D. direct
378. __________ has the advantage of large address A

space, however it has the disadvantage of multiple
memory references.
54 / 88
CEA 201 - Full
A. Indirect addressing
B. Direct addressing
C. Immediate addressing
D. Stack addressing
379. The advantages of _________ addressing are that C

only a small address field is needed in the instruc-
tion and no time-consuming memory references are
required.
A. direct
B. indirect
C. register
D. displacement
380. __________ has the advantage of flexibility, but the B

disadvantage of complexity.
A. Stack addressing
B. Displacement addressing
C. Direct addressing
D. Register addressing
381. For _________, the address field references a main A

memory address and the referenced register con-
tains a positive displacement from that address.
A. indexing
B. base-register addressing
C. relative addressing
D. all of the above
382. Indexing performed after the indirection is C

__________.
A. relative addressing
B. autoindexing
C. postindexing
D. preindexing
383. For the _________ mode, the operand is included in A

the instruction.
A. immediate
B. base
55 / 88
CEA 201 - Full
C. register
D. displacement
384. The only form of addressing for branch instructions D

is _________ addressing.
A. register
B. relative
C. base
D. immediate
385. Which of the following interrelated factors go into D

determining the use of the addressing bits?
A. number of operands
B. number of register sets
C. address range
D. all of the above
386. _________ is a principle by which two variables are B

independent of each other.
A. Opcode
B. Orthogonality
C. Completeness
D. Autoindexing
387. The _________ was designed to provide a powerful C

and flexible instruction set within the constraints of
a 16-bit minicomputer.
A. PDP-1
B. PDP-8
C. PDP-11
D. PDP-10
388. The __________ byte consists of three fields: the A

Scale field, the Index field and the Base field.
A. SIB
B. VAX
C. PDP-11
D. ModR/M
389. C
56 / 88
CEA 201 - Full
All instructions in the ARM architecture are
__________ bits long and follow a regular format.
A. 8
B. 16
C. 32
D. 64
390. __________ is a design principle employed in design- D

ing the PDP-10 instruction set.
A. Orthogonality
B. Completeness
C. Direct addressing
D. All of the above
391. The processor needs to store instructions and data T

temporarily while an instruction is being executed.
(T/F)
392. The control unit (CU) does the actual computation or F

processing of data.
(T/F)
393. Within the processor there is a set of registers that T

function as a level of memory above main memory
and cache in the hierarchy.
(T/F)
394. Condition codes facilitate multiway branches. T

(T/F)
395. The allocation of control information between reg- F

isters and memory are not considered to be a key
design issue.
(T/F)
396. Instruction pipelining is a powerful technique for en- T

hancing performance but requires careful design to
achieve optimum results with reasonable complexity.
(T/F)
57 / 88
CEA 201 - Full
397. The cycle time of an instruction pipeline is the time T
needed to advance a set of instructions one stage
through the pipeline.
(T/F)
398. A control hazard occurs when two or more instruc- F

tions that are already in the pipeline need the same
resource.
(T/F)
399. One of the major problems in designing an instruc- T

tion pipeline is assuring a steady flow of instructions
to the initial stages of the pipeline.
(T/F)
400. The predict-never-taken approach is the most popu- T

lar of all the branch prediction methods.
(T/F)
401. It is possible to improve pipeline performance by au- T

tomatically rearranging instructions within a program
so that branch instructions occur later than actually
desired.
(T/F)
402. Interrupt processing allows an application program T

to be suspended in order that a variety of interrupt
conditions can be serviced and later resumed.
(T/F)
403. An interrupt is generated from software and it is pro- F

voked by the execution of an instruction.
(T/F)
404. While the processor is in user mode the program T

being executed is unable to access protected system
resources or to change mode, other than by causing
an exception to occur.
(T/F)
58 / 88
CEA 201 - Full
405. The exception modes have full access to system re- T
sources and can change modes freely.
(T/F)
406. __________ are a set of storage locations. C

A. Processors
B. PSWs
C. Registers
D. Control units
407. The ________ controls the movement of data and A

instructions into and out of the processor.
A. control unit
B. ALU
C. shifter
D. branch
408. ________ registers may be used only to hold data and B

cannot be employed in the calculation of an operand
address.
A. General purpose
B. Data
C. Address
D. Condition code
409. __________ are bits set by the processor hardware as B

the result of operations.
A. MIPS
B. Condition codes
C. Stacks
D. PSWs
410. The _________ contains the address of an instruction D

to be fetched.
A. instruction register
B. memory address register
C. memory buffer register
D. program counter
411. C
59 / 88
CEA 201 - Full
The _________ contains a word of data to be written
to memory or the word most recently read.
A. MAR
B. PC
C. MBR
D. IR
412. The ________ determines the opcode and the A

operand specifiers.
A. decode instruction
B. fetch operands
C. calculate operands
D. execute instruction
413. _________ is a pipeline hazard. D

A. Control
B. Resource
C. Data
D. All of the above
414. A ________ hazard occurs when there is a conflict in B

the access of an operand location.
A. resource
B. data
C. structural
D. control
415. A _________ is a small, very-high-speed memory A

maintained by the instruction fetch stage of the
pipeline and containing the n most recently fetched
instructions in sequence.
A. loop buffer
B. delayed branch
C. multiple stream
D. branch prediction
416. The _________ is a small cache memory associated C

with the instruction fetch stage of the pipeline.
A. dynamic branch
B. loop table
60 / 88
CEA 201 - Full
C. branch history table
D. flag
417. The _________ stage includes ALU operations, cache B

access, and register update.
A. decode
B. execute
C. fetch
D. write back
418. ________ is used for debugging. C

A. Direction flag
B. Alignment check
C. Trap flag
D. Identification flag
419. The ARM architecture supports _______ execution D

modes.
A. 2
B. 8
C. 11
D. 7
420. The OS usually runs in ________. A

A. supervisor mode
B. abort mode
C. undefined mode
D. fast interrupt mode
421. Microprogramming eases the task of designing and T

implementing the control unit and provides support
for the family concept.
(T/F)
422. Pipelining is a means of introducing parallelism into T

the essentially sequential nature of a machine-in-
struction program.
(T/F)
423. F
61 / 88
CEA 201 - Full
The major cost in the life cycle of a system is hard-
ware.
(T/F)
424. It is common for programs, both system and applica- T

tion, to continue to exhibit new bugs after years of
operation.
(T/F)
425. Procedure calls and returns are not important as- F

pects of HLL programs.
(T/F)
426. The register file is on the same chip as the ALU and T
control unit.
(T/F)
427. The register file employs much shorter addresses T

than addresses for cache and memory.
(T/F)
428. To handle any possible pattern of calls and returns T

the number of register windows would have to be
unbounded.
(T/F)
429. Cache memory is a much faster memory than the F

register file.
(T/F)
430. The cache is capable of handling global as well as T

local variables.
(T/F)
431. With simple, one cycle instructions, there is little or T

no need for microcode.
(T/F)
432. F
62 / 88
CEA 201 - Full
When using graph coloring, nodes that share the
same color cannot be assigned to the same register.
(T/F)
433. Almost all RISC instructions use simple register ad- T

dressing.
(T/F)
434. RISC processors are more responsive to interrupts T

because interrupts are checked between rather ele-
mentary operations.
(T/F)
435. Unrolling can improve performance by increasing in- T

struction parallelism by improving pipeline perfor-
mance.
(T/F)
436. _________ determines the control and pipeline orga- B

nization.
A. Calculation
B. Execution sequencing
C. Operations performed
D. Operands used
437. The Patterson study examined the dynamic behavior A

of _________ programs, independent of the underly-
ing architecture.
A. HLL
B. RISC
C. CISC
D. all of the above
438. _________ is the fastest available storage device. C

A. Main memory
B. Cache
C. Register storage
D. HLL
439. D
63 / 88
CEA 201 - Full
The first commercial RISC product was _________.
A. SPARC
B. CISC
C. VAX
D. the Pyramid
440. _________ instructions are used to position quanti- A

ties in registers temporarily for computational opera-
tions.
A. Load-and-store
B. Window
C. Complex
D. Branch
441. Which stage is required for load and store opera- D

tions?
A. I
B. E
C. D
D. all of the above
442. A ________ instruction can be used to account for B

data and branch delays.
A. SUB
B. NOOP
C. JUMP
D. all of the above
443. The instruction location immediately following the C

delayed branch is referred to as the ________.
A. delay load
B. delay file
C. delay slot
D. delay register
444. A tactic similar to the delayed branch is the A

_________, which can be used on LOAD instructions.
A. delayed load
B. delayed program
64 / 88
CEA 201 - Full
C. delayed slot
D. delayed register
445. The MIPS R4000 uses ________ bits for all internal C
and external data paths and for addresses, registers,
and the ALU.
A. 16
B. 32
C. 64
D. 128
446. All MIPS R series processor instructions are encoded D

in a single ________ word format.
A. 4-bit
B. 8-bit
C. 16-bit
D. 32-bit
447. A _________ architecture is one that makes use of B

more, and more fine-grained pipeline stages.
A. parallel
B. superpipelined
C. superscalar
D. hybrid
448. The R4000 can have as many as _______ instructions A

in the pipeline at the same time.
A. 8
B. 10
C. 5
D. 3
449. SPARC refers to an architecture defined by ________. C

A. Microsoft
B. Apple
C. Sun Microsystems
D. IBM
450. The R4000 pipeline stage where the instruction result A

is written back to the register file is the __________
65 / 88
CEA 201 - Full
stage.
A. write back
B. tag check
C. data cache
D. instruction execute
451. The superscalar approach has now become the stan- T

dard method for implementing high-performance mi-
croprocessors.
(T/F)
452. In a traditional scalar organization there is a single T

pipelined functional unit for integer operations and
one for floating-point operations.
(T/F)
453. In the scalar organization there are multiple function- F

al units, each of which is implemented as a pipeline
and provides a degree of parallelism by virtue of its
pipelined structure.
(T/F)
454. The superscalar approach depends on the ability to T

execute multiple instructions in parallel.
(T/F)
455. True data dependency is also called flow dependency T

or read after write (RAW) dependency.
(T/F)
456. Resources include: memories, caches, buses, and T

register-file ports.
(T/F)
457. Machine parallelism exists when instructions in a se- F

quence are independent and thus can be executed in
parallel by overlapping.
(T/F)
458. T
66 / 88
CEA 201 - Full
The simplest instruction issue policy is to issue in-
structions in the exact order that would be achieved
by sequential execution (in-order issue) and to write
results in that same order (in-order completion).
(T/F)
459. In-order completion requires more complex instruc- T

tion issue logic than out-of-order completion.
(T/F)
460. The reorder buffer is temporary storage for results T

completed out of order that are then committed to the
register file in program order.
(T/F)
461. Register renaming eliminates antidependencies and T

output dependencies.
(T/F)
462. In effect, the Pentium 4 architecture implements a T

CISC instruction set architecture on a RISC microar-
chitecture.
(T/F)
463. The schedulers are responsible for retrieving mi- T

cro-ops from the micro-op queues and dispatching
these for execution.
(T/F)
464. ARM architecture has yet to implement superscalar F

techniques in the instruction pipeline.
(T/F)
465. The Cortex-A8 targets a wide variety of mobile T

and consumer applications including mobile phones,
set-top boxes, gaming consoles and automotives
navigation/entertainment systems.
(T/F)
466. D
67 / 88
CEA 201 - Full
The superscalar approach can be used on
__________ architecture.
A. RISC
B. CISC
C. neither RISC nor CISC
D. both RISC and CISC
467. The essence of the ________ approach is the ability to C

execute instructions independently and concurrently
in different pipelines.
A. scalar
B. branch
C. superscalar
D. flow dependency
468. Which of the following is a fundamental limitation to D

parallelism with which the system must cope?
A. procedural dependency
B. resource conflicts
C. antidependency
D. all of the above
469. The situation where the second instruction needs A

data produced by the first instruction to execute is
referred to as __________.
A. true data dependency
B. output dependency
C. procedural dependency
D. antidependency
470. The instructions following a branch have a _________ B

on the branch and cannot be executed until the
branch is executed.
A. resource dependency
B. procedural dependency
C. output dependency
D. true data dependency
471. ________ refers to the process of initiating instruc- A

tion execution in the processor's functional units.
68 / 88
CEA 201 - Full
A. Instruction issue
B. In-order issue
C. Out-of-order issue
D. Procedural issue
472. Instead of the first instruction producing a value that C

the second instruction uses, with ___________ the
second instruction destroys a value that the first in-
struction uses.
A. in-order issue
B. resource conflict
C. antidependency
D. out-of-order completion
473. ________ indicates whether this micro-op is sched- A

uled for execution, has been dispatched for execu-
tion, or has completed execution and is ready for
retirement.
A. State
B. Memory address
C. Micro-op
D. Alias register
474. __________ exists when instructions in a sequence B

are independent and thus can be executed in parallel
by overlapping.
A. Flow dependency
B. Instruction-level parallelism
C. Machine parallelism
D. Instruction issue
475. _________ is determined by the number of instruc- A

tions that can be fetched and executed at the same
time and by the speed and sophistication of the
mechanisms that the processor uses to find indepen-
dent instructions.
A. Machine parallelism
B. Instruction-level parallelism
C. Output dependency
D. Procedural dependency
69 / 88
CEA 201 - Full
476. ________ is a protocol used to issue instructions. D

A. Micro-ops
B. Scalar
C. SIMD
D. Instruction issue policy
477. ________ is used in scalar RISC processors to im- C

prove the performance of instructions that require
multiple cycles.
A. In-order completion
B. In-order issue
C. Out-of-order completion
D. Out-of-order issue
478. Which of the following is a hardware technique that D

can be used in a superscalar processor to enhance
performance?
A. duplication of resources
B. out-of-order issue
C. renaming
D. all of the above
479. The ________ introduced a full-blown superscalar de- B

sign with out-of-order execution.
A. Pentium
B. Pentium Pro
C. 386
D. 486
480. Utilizing a branch target buffer (BTB), the _________ C

uses a dynamic branch prediction strategy based on
the history of recent executions of branch instruc-
tions.
A. 486
B. Pentium
C. Pentium 4
D. Pentium Pro
481. T
70 / 88
CEA 201 - Full
Symmetric multiprocessors (SMPs) are one of the
earliest, and still the most common, example of par-
allel organization.
482. The key to the design of a supercomputer or array T

processor is to recognize that the main task is to
perform arithmetic operations on arrays or vectors of
floating-point numbers.
483. The term SMP refers to a computer hardware architec- T

ture and also to the operating system behavior that
reflects that architecture.
484. With multithreading the instruction stream is divided T

into several smaller streams, known as threads, such
that the threads can be executed in parallel.
485. An attractive feature of an SMP is that the existence T

of multiple processors is transparent to the user.
486. The main drawback of the bus organization is reliabil- F

ity.
487. An L1 cache that does not connect directly to the bus T

cannot engage in a snoopy protocol.
488. With a write-update protocol there can be multiple F

readers but only one writer at a time.
489. The function of switching applications and data re- F

sources over from a failed system to an alternative
system in the cluster is referred to as failback.
490. The most important measure of performance for a T

processor is the rate at which it executes instruc-
tions.
491. An SMP operating system manages processor and T

other computer resources so that the user perceives
71 / 88
CEA 201 - Full
a single operating system controlling system re-
sources.
492. The objective with NUMA is to maintain a transpar- T

ent system wide memory while permitting multiple
multiprocessor nodes, each with its own bus or other
internal interconnect system.
493. Software cache coherence schemes attempt to avoid T

the need for additional hardware circuitry and logic
by relying on the compiler and operating system to
deal with the problem.
494. Both clusters and symmetric multiprocessors pro- T

vide a configuration with multiple processors to sup-
port high-demand applications.
495. Snoopy protocols are not suitable for a bus-based F

multiprocessor.
496. _________ causes results issuing from one function- a

al unit to be fed immediately into another functional
unit and so on.
a.Chaining
b.Rollover
c.Passive standby
d.Pipelining
497. With ________ instructions are simultaneously is- a

sued from multiple threads to the execution units of
a superscalar processor.
a.SMT
b.single-threaded scalar
c.coarse-grained multithreading
d.chip multiprocessing
498. The ________ contains control fields, such as the c

vector count, that determine how many elements in
the vector registers are to be processed.
a.vector-mask register
72 / 88
CEA 201 - Full
b.vector-activity count
c.vector-status register
d.vector-instruction register
499. Replicating the entire processor on a single chip d

with each processor handling separate threads is
_________.
a.interleaved multithreading
b.blocked multithreading
c.simultaneous multithreading
d.chip multiprocessing
500. A ________ is a dispatchable unit of work within a c

process that includes a processor context and its
own data area for a stack.
a.process
b.process switch
c.thread
d.thread switch
501. An operation that switches the processor from one b

process to another by saving all the process control
data, register, and other information for the first and
replacing them with the process information for the
second is:
a.resource ownership switch
b.process switch
c.thread switch
d.cluster switch
502. Hardware-based solutions are generally referred to c

as cache coherence _______.
a.clusters
b.streams
c.protocols
d.vectors
503. A __________ is an instance of a program running on a

a computer.
a.process
73 / 88
CEA 201 - Full
b.process switch
c.thread
d.thread switch
504. SMPs, clusters, and NUMA systems fit into the b

________ category of computer systems.
a.SISD
b.MIMD
c.SIMD
d.MISD
505. A _________ problem arises when multiple copies of a

the same data can exist in different caches simulta-
neously, and if processors are allowed to update their
own copies freely, an inconsistent view of memory
can result.
a.cache coherence
b.cluster
c.failover
d.failback
506. With no multithreading, _________ is the simple b

pipeline found in traditional RISC and CISC ma-
chines.
a.superscalar
b.single-threaded scalar
c.blocked multithreaded scalar
d.interleaved multithreaded scalar
507. Uniprocessors fall into the _______ category of com- c

puter systems.
a.MIMD
b.SIMD
c.SISD
d.MISD
508. Vector and array processors fall into the ________ a

category of computer systems.
a.SIMD
b.SISD
74 / 88
CEA 201 - Full
c.MISD
d.MIMD
509. Which of the following is an approach to vector com- d

putation?
a.pipelined ALU
b.parallel ALU's
c.parallel processors
d.all of the above
510. A taxonomy first introduced by _______ is still the b

most common way of categorizing systems with par-
allel processing capability.
a.Randolph
b.Flynn
c.von Neuman
d.Desai
511. The organizational changes in processor design have T

primarily been focused on increasing instruction-lev-
el parallelism so that more work could be done in
each clock cycle.
(T/F)
512. With superscalar organization increased perfor- T

mance can be achieved by increasing the number of
parallel pipelines.
(T/F)
513. The increasingly difficult engineering challenge relat- T

ed to processor logic is one of the reasons that an
increasing fraction of the processor chip is devote to
the simpler memory logic.
(T/F)
514. The demand on power requirements has not grown F

as chip density and clock frequency have risen.
(T/F)
515. F
75 / 88
CEA 201 - Full
As chip transistor density has increased, the percent-
age of chip area devoted to memory has decreased.
(T/F)
516. The potential performance benefits of a multicore or- T

ganization depend on the ability to effectively exploit
the parallel resources available to the application.
(T/F)
517. Database management systems and database appli- T

cations are one area in which multicore systems can
be used effectively.
(T/F)
518. Even if an individual application does not scale to T

take advantage of a large number of threads, it is still
possible to gain from multicore architecture by run-
ning multiple instances of the application in parallel.
(T/F)
519. With hybrid threading each major module is single F

threaded and the principal coordination involves syn-
chronizing all the threads with a timeline thread.
(T/F)
520. The ARM11 MPCore is an example of the L1 cache T

being divided into instruction and data caches.
(T/F)
521. An advantage of using a shared L2 cache on the chip T

is that data shared by multiple cores is not replicated
at the shared cache level.
(T/F)
522. A potential advantage to having only dedicate L2 T

caches on the chip is that each core enjoys more
rapid access to its private L2 cache.
(T/F)
523. T
76 / 88
CEA 201 - Full
The thermal management unit monitors digital sen-
sors for high-accuracy die temperature measure-
ments.
(T/F)
524. The Advanced Programmable Interrupt controller F

(APIC) monitors thermal conditions and CPU activity
and adjusts voltage levels and power consumption
appropriately.
(T/F)
525. A multicore computer combines two or more proces- T

sors on a single piece of silicon.
(T/F)
526. With _______, register banks are replicated so that A

multiple threads can share the use of pipeline re-
sources.
A. SMT
B. pipelining
C. scalar
D. superscalar
527. _________ is where individual instructions are exe- D

cuted through a pipeline of stages so that while one
instruction is executing in one stage of the pipeline,
another instruction is executing in another stage of
the pipeline.
A. Superscalar
B. Scalar
C. Pipelining
D. Simultaneous multithreading
528. _________ is when multiple pipelines are constructed B

by replicating execution resources, enabling parallel
execution of instructions in parallel pipelines so long
as hazards are avoided.
A. Vectoring
B. Superscalar
77 / 88
CEA 201 - Full
C. Hybrid multithreading
D. Pipelining
529. One way to control power density is to use more of B

the chip area for ________.
A. multicore
B. cache memory
C. silicon
D. resistors
530. Lotus Domino or Siebel CRM are examples of A

___________ applications.
A. threaded
B. multi-process
C. Java
D. multi-instance
531. Oracle database, SAP, and PeopleSoft are examples D

of ________ applications.
A. Java
B. multithreaded native
C. multi-instance
D. multi-process
532. _______ applications that can benefit directly from C

multicore resources include application servers such
as Sun's Java Application Server, BEA's Weblogic,
IBM's Websphere, and the open-source Tomcat appli-
cation server.
A. Multi-instance
B. Multi-process
C. Java
D. Threaded
533. Putting rendering on one processor, AI on another, A

and physics on another is an example of _________
threading.
A. coarse
B. multi-instance
78 / 88
CEA 201 - Full
C. fine-grained
D. hybrid
534. A loop that iterates over an array of data can be B

split up into a number of smaller parallel loops in
individual threads that can be scheduled in parallel
when using ________ threading.
A. multi-process
B. fine-grained
C. hybrid
D. coarse
535. The _________ is an example of splitting off a sep- D

arate, shared L3 cache, with dedicated L1 and L2
caches for each core processor.
A. IBM 370
B. ARM11 MPCore
C. AMD Opteron
D. Intel Core i7
536. The ________ connects to the external bus, known as C

the Front Side Bus, which connects to main memory,
I/O controllers, and other processor chips.
A. L2
B. APIC
C. bus interface
D. all of the above
537. The Intel Core i7-990X, introduced in 2008, imple- B

ments ______ x86 SMT processors, each with a ded-
icated L2 cache, and with a shared L3 cache.
A. 2
B. 4
C. 6
D. 8
538. Processors are called ________. B

A. dies
B. cores
79 / 88
CEA 201 - Full
C. QPI
D. interconnects
539. The ________ feature enables moving dirty data from A

one CPU to another without writing to L2 and reading
the data back in from external memory.
A. migratory lines
B. DDI
C. VFP unit
D. IPIs
540. The ________ is responsible for maintaining coheren- C

cy among L1 data caches.
A. VFP unit
B. distributed interrupt controller
C. snoop control unit (SCU)
D. watchdog
541. A microprogram consists of a sequence of instruc- T

tions in a microprogramming language.
542. A microprogrammed control unit is a relatively com- F

plex logic circuit.
543. Microprogramming became a popular technique for T

implementing the control unit of CISC processors.
544. To implement a control unit as an interconnection of F

basic logic elements is a very simple task.
545. A microprogram is midway between hardware and T

software.
546. It is easier to design in hardware than in firmware. F
547. It is more difficult to write a firmware program than a T

software program.
548. Reading a microinstruction from the control memory T

is the same as executing that microinstruction.
80 / 88
CEA 201 - Full
549. The advantage of horizontal microinstructions is that F

they are more compact than vertical microinstruc-
tions, at the expense of a small additional amount of
logic and time delay.
550. The principal advantage of the use of microprogram- T

ming to implement a control unit is that it simplifies
the design of the control unit.
551. The principal disadvantage of a microprogrammed T

unit is that it will be somewhat slower than a hard-
wired unit of comparable technology.
552. It is important to design compact, time-efficient tech- T

niques for microinstruction branching.
553. The degree of packing relates to the degree of iden- T

tification between a given control task and specific
microinstruction bits.
554. The PDP-11 is the first member of the LSI-11 family F

that was offered as a single board processor.
555. The TI 8800 Software Development Board is a micro- T

programmable 32-bit computer card that fits into an
IBM PC-compatible host computer.
556. QN=1 The term microprogram was first coined by A

__________ in the early 1950s.
a. M.V. Wilkes
b. D. Siewiorek
c. M. Sebern
d. S. Tucker
557. QN=2 The set of microinstructions is stored in the C

__________.
a. control address register
b. control buffer register
c. control memory
d. control word
81 / 88
CEA 201 - Full
558. QN=3 The _________ contains the address of the next B

microinstruction to be read.
a. control memory
b. control address register
c. control word
d. control buffer register
559. QN=4 When a microinstruction is read from the con- A

trol memory it is transferred to a _________.
a. control buffer register
b. control memory
c. control address register
d. control unit
560. QN=5 Which of the following is a control unit input? D

a. IR
b. ALU flags
c. clock
d. all of the above
561. QN=6 In executing a microprogram the address of the D

next microinstruction to be executed is in which of
the following categories?
a. determined by instruction register
b. branch
c. next sequential address
d. all of the above
562. QN=7 The terms __________ relate to the relative C

width of microinstructions.
a. packed/unpacked
b. hard/soft
c. horizontal/vertical
d. direct/indirect
563. QN=8 The terms _________ microprogramming are A

used to suggest the degree of closeness to the un-
derlying control signals and hardware layout.
a. hard/soft
82 / 88
CEA 201 - Full
b. horizontal/vertical
c. direct/indirect
d. packed/unpacked
564. QN=9 With _________ encoding one field is used to B

determine the interpretation of another field.
a. resource
b. indirect
c. direct
d. functional
565. QN=10 Which of the following is a LSI-11 microin- D

struction?
a. add word
b. test word
c. Jump
d. all of the above
566. QN=11 The standard IBM 3033 control memory con- C

sists of ________ words.
a. 2K
b. 8K
c. 4K
d. 16K
567. QN=12 The _________ allows multiple levels of nest- A

ed calls or interrupts and it can be used to support
branching and looping.
a. stack
b. register
c. counter
d. firmware
568. QN=13 The _________ is a 32-bit ALU with 64 regis- B

ters that can be configured to operate as four 8-bit
ALUs, two 16-bit ALUs, or a single 32-bit ALU.
a. PDP-11
b. 8832
c. 3033
d. 8818
83 / 88
CEA 201 - Full
569. QN=14 _________ is a subfield that is used to indicate A

a conditional branch.
a. ZERION
b. S2-S0
c. SELDR
d. OSEL
570. QN=15 A _________ is a combinatorial circuit that C

generates an address based on the microinstruction,
the machine instruction, the microinstruction pro-
gram counter, and an interrupt register.
a. microsequencer
b. vertical microinstruction
c. translation array
d. control word
571. A cycle is made up of a sequence of micro-opera- T

tions.
572. One technique for implementing a control unit is re- T

ferred to as hardwired implementation, in which the
control unit is a combinatorial circuit.
573. Knowing the machine instruction set does not play a F

part in knowing the functions that the processor must
perform.
574. The control unit controls the operation of the proces- T

sor.
575. The sequence of instruction cycles are always the F

same as the written sequence of instructions that
make up the program.
576. The execution of a program consists of the sequential T

execution of instructions.
577. F
84 / 88
CEA 201 - Full
The "read word from memory" and "increment PC"
actions cannot be used simultaneously because they
will interfere with each other.
578. Each micro-operation of the fetch cycle involves the T

movement of data into or out of a register.
579. At the completion of the execute cycle a test is made T

to determine whether any enabled interrupts have
occurred, and if they have, the interrupt cycle occurs.
580. The execute cycle is simple and predictable. F
581. Each phase of the instruction cycle can be decom- T

posed into a sequence of elementary micro-opera-
tions.
582. For the control unit to perform its function it must T

have inputs that allow it to determine the state of
the system and outputs that allow it to control the
behavior of the system.
583. The control unit is the engine that runs the entire T
computer.
584. The use of common data paths simplifies the inter- T

connection layout and the control of the processor.
585. The number of machine cycles for an instruction de- F

pends on the number of times the processor must
communicate with internal devices.
586. QN=1 A single micro-operation generally involves D

which of the following?
a. a transfer between registers
b. a transfer between a register and an external bus
c. a simple ALU operation
d. all of the above
587. B
85 / 88
CEA 201 - Full
QN=2 Each instruction executed during an instruc-
tion cycle is made up of shorter ______.
a. executions
b. subcycles
c. steps
d. none of the above
588. QN=3 __________ are the functional, or atomic, oper- A

ations of a processor.
a. Micro-operations
b. Interrupts
c. Subcycles
d. All of the above
589. QN=4 The _________ cycle occurs at the beginning of C

each instruction cycle and causes an instruction to
be fetched from memory.
a. execute
b. indirect
c. fetch
d. interrupt
590. QN=5 The _________ is connected to the address B

lines of the system bus.
a. MBR
b. MAR
c. PC
d. IR
591. QN=6 The ________ is connected to the data lines of C

the system bus.
a. MAR
b. PC
c. MBR
d. IR
592. QN=7 The ________ holds the address of the next B

instruction to be fetched.
a. IR
b. PC
86 / 88
CEA 201 - Full
c. MAR
d. MBR
593. QN=8 The _________ holds the last instruction D

fetched.
a. PC
b. MBR
c. MAR
d. IR
594. QN=9 The groupings of micro-operations must follow C

which rule?
a. a sequence of events does not need to be followed
b. use read to and write from the same register in one
time unit
c. conflicts must be avoided
d. all of the above
595. QN=10 The _______ designates the state of the A

processor in terms of which portion of the cycle it is
in.
a. ICC
b. BSA
c. ALE
d. ISC
596. QN=11 Machine cycles are defined to be equivalent to B

________ accesses.
a. flag
b. bus
c. clock
d. path
597. QN=12 The ________ portion of the control unit is- D

sues a repetitive sequence of pulses.
a. instruction register
b. flag
c. control bus signals
d. clock
87 / 88
CEA 201 - Full
598. QN=13 The ________ pulse signals the start of each C
machine cycle from the control unit and alerts exter-
nal circuits.
a. AC
b. INSTR
c. ALE
d. OUT
599. QN=14 Which of the following is an Intel 8085 external D

signal?
a. CLK(OUT)
b. read control
c. HOLDA
d. all of the above
600. QN=15 The __________ module handles multiple lev- A

els of interrupt signals.
a. interrupt control
b. incrementer address latch
c. serial I/O control
d. decrementer address latch
88 / 88

CEA1

Uploaded by

Copyright:

Available Formats

CEA1

Uploaded by

Document Information

Original Description:

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

CEA1

Uploaded by

Copyright:

Available Formats

CEA 201 - Full

HÍc trñc tuy¿n t¡i https://quizlet.com/_e13xw2

1. There is a tremendous variety of products, from sin- T

2. The variety of computer products is exhibited only in F

3. Computer organization refers to attributes of a sys- F

4. Changes in computer technology are finally slowing F

5. The textbook for this course is about the structure T

6. The number of bits used to represent various data T

7. Interfaces between the computer and peripherals is T

8. Historically the distinction between architecture and F

9. A particular architecture may span many years and T

11. Changes in technology not only influence organiza- T

12. The hierarchical nature of complex systems is essen- T

13. Both the structure and functioning of a computer are, T

14. A computer must be able to process, store, move, and T

15. When data are moved over longer distances, to or F

16. Computer technology is changing at a __________ C

17. Computer _________ refers to those attributes that D

18. Architectural attributes include __________ . A

19. _________ attributes include hardware details trans- B

20. It is a(n) _________ design issue whether a computer A

21. It is a(n) _________ issue whether the multiply in- D

22. A __________ system is a set of interrelated subsys- B

23. An I/O device is referred to as a __________. C

24. When data are moved over longer distances, to or A

25. The _________ stores data. C

26. The __________ moves data between the computer B

27. A common example of system interconnection is by B

28. A _________ is a mechanism that provides for com- A

29. _________ provide storage internal to the CPU. D

30. The __________ performs the computer's data pro- C

31. The world's first general-purpose electronic digital F

32. John Mauchly and John Eckert designed the ENIAC. T

33. The major drawback of the EDVAC was that it had F

34. The IAS is the prototype of all subsequent gener- T

35. The IAS operates by repetitively performing an in- T

36. Backward compatible means that the programs writ- T

37. A vacuum tube is a solid-state device made from F

38. Computers are classified into generations based on T

39. System software was introduced in the third genera- F

40. A wafer is made of silicon and is broken up into chips T

41. IBM's System/360 was the industry's first planned T

43. Designers wrestle with the challenge of balancing T

44. The Intel x86 evolved from RISC design principles F

45. A common measure of performance for a proces- F

46. The _________ was the world's first general-purpose C

47. The Electronic Numerical Integrator and Comput- D

48. The ENIAC used __________. A

49. The ENIAC is an example of a _________ generation A

50. The __________ interprets the instructions in memo- B

51. The memory of the IAS consists of 1000 storage lo- D

53. During the _________ the opcode of the next instruc- B

54. Second generation computers used __________. B

55. The __________ defines the third generation of com- A

56. The use of multiple processors on the same chip is A

57. With the __________, Intel introduced the use of su- D

58. The __________ measures the ability of a computer B

59. ARM processors are designed to meet the needs of D

60. One increment, or pulse, of the system clock is re- A