Scribd Logo
Upload

Welcome to Scribd!

  • 14 views

    March-2022 (1) - 231101 - 193459

    Uploaded by

    nanikarthikreddy2002
    This document contains questions that appear to be from an examination on digital electronics. It includes 8 questions with subparts on various topics: 1. Performing arithmetic operations using 2's complement and interfacing CMOS and TTL gates. 2. Simplifying a Boolean expression using a K-map and realizing a full adder using a decoder. 3. Developing the logic diagram and table for a 4-bit ring counter and designing an asynchronous mod-6 counter showing glitches. 4. Describing the working of a successive approximation ADC and explaining flash ADCs. 5. Comparing PAL and PLA and implementing a Boolean function using

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    March-2022 (1) - 231101 - 193459

    Uploaded by

    nanikarthikreddy2002
    14 views1 page
    This document contains questions that appear to be from an examination on digital electronics. It includes 8 questions with subparts on various topics: 1. Performing arithmetic operations using 2's complement and interfacing CMOS and TTL gates. 2. Simplifying a Boolean expression using a K-map and realizing a full adder using a decoder. 3. Developing the logic diagram and table for a 4-bit ring counter and designing an asynchronous mod-6 counter showing glitches. 4. Describing the working of a successive approximation ADC and explaining flash ADCs. 5. Comparing PAL and PLA and implementing a Boolean function using

    Original Title

    March-2022 (1)_231101_193459

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    This document contains questions that appear to be from an examination on digital electronics. It includes 8 questions with subparts on various topics: 1. Performing arithmetic operations using 2's complement and interfacing CMOS and TTL gates. 2. Simplifying a Boolean expression using a K-map and realizing a full adder using a decoder. 3. Developing the logic diagram and table for a 4-bit ring counter and designing an asynchronous mod-6 counter showing glitches. 4. Describing the working of a successive approximation ADC and explaining flash ADCs. 5. Comparing PAL and PLA and implementing a Boolean function using

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    14 views1 page

    March-2022 (1) - 231101 - 193459

    Uploaded by

    nanikarthikreddy2002
    This document contains questions that appear to be from an examination on digital electronics. It includes 8 questions with subparts on various topics: 1. Performing arithmetic operations using 2's complement and interfacing CMOS and TTL gates. 2. Simplifying a Boolean expression using a K-map and realizing a full adder using a decoder. 3. Developing the logic diagram and table for a 4-bit ring counter and designing an asynchronous mod-6 counter showing glitches. 4. Describing the working of a successive approximation ADC and explaining flash ADCs. 5. Comparing PAL and PLA and implementing a Boolean function using

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 1

    Code No: 154AN R18

    JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD


    B. Tech II Year II Semester Examinations, March - 2022
    DIGITAL ELECTRONICS
    JN

    (Electrical and Electronics Engineering)


    Time: 3 Hours Max. Marks: 75
    Answer any five questions
    TU

    All questions carry equal marks


    ---

    1.a) Perform arithmetic operation using 2’s complement method.


    i) -70 – 85 ii) 130 – 65
    H

    b) How to interface CMOS and TTL gates.


    c) What are the advantages of Tri-state logic? [7+4+4]
    U

    2.a) Simplify the Boolean expression using K-map and draw the logic diagram.
    F(A,B,C,D) = ∑M(0,1,5,12,1,3,15)+d(1,3,6)
    se

    b) Realise a full adder using the 3×8 decoder. [8+7]

    3.a) Develop the logic circuit diagram and table for 4-bit ring counter and explain the
    dP

    working.
    b) What is a glitch? Design and show the timing diagram for a Mod 6 asynchronous
    counter showing the glitches in the diagram. [6+9]
    a

    4.a) With a neat block schematic, describe the working of a successive approximation
    ADC and illustrate it with a suitable example.
    pe

    b) Explain the working of Flash type ADC. [10+5]

    5.a) Bring out the differences between a PAL and PLA.


    rs

    b) Implement F = ∑m(2,3,4,5,7) using PAL.


    c) Compare CPLDs and FPGAs. [5+5+5]
    M

    6.a) Distinguish between Sequential and combinational circuits.


    b) Design a mod-11 asynchronous counter using T flip flops and discuss its
    disadvantages. [5+10]
    ar

    7.a) What are fast adders? Design a 4 bit, carry look ahead adder, showing the logical
    diagram.
    ch

    b) Design a BCD to decimal decoder. [8+7]

    8.a) Compare the characteristics of TTL and CMOS logic families.


    2

    b) Minimize the Boolean expression F=AB′C′+C′D+BD′+A′C using K-map and


    implement the logic circuit using NAND gates only. [6+9]
    02
    2

    ---ooOoo---

    You might also like