Chapter 3 Wafer Fabr PDF
Chapter 3 Wafer Fabr PDF
Chapter 3 Wafer Fabr PDF
( ) ( ) ( )
2 2
dQ 2 d T 2 dT dk S 2 d T
• Differentiating (5), we have = k S r 2
+ r k S r (6)
dx dx dx dx dx 2
d 2 T 2 4
• Substituting (6) into (4), we have − T =0 (7)
2
dx k Sr
d2 T 2
− T5 = 0 (9)
dx 2 k M rTM
• Solving this differential equation, evaluating it at x = 0 (the freezing interface) and
substituting the result into (3), we obtain (see text):
5
1 2k M TM (10)
v PMAX =
LN 3r
Vpmax = maximum pull rate, inversely proportional to the square root of crystal radius.
4
Crystal growth rate: example
CS and CL are the impurity
concentration just on the either side
of the solid/liquid interface. CS
CL
6
Dopant behavior during crystal growth
CS
kO =
CL
Most k0 values are <1 which means the impurity prefers to stay in the liquid.
Thus as the crystal is pulled, dopant concentration will increase.
In other words, the distribution of dopant along the ingot will be graded.
7
Distribution coefficient: example
=1.019×10-4mol
8
Dopant incorporation during crystal growth
VO, IO, CO: initial volume, number of impurities,
and impurity concentration in the melt
VL, IL, CL: volume, number, and concentration of
impurities in the melt during growth
VS, CS: volume and concentration of impurities in
the solid crystal
C0 = I0/V0
By definition: CS/CL=k0
k0
I 0 1 − S
V
I 0 (1 − f ) 0
k
CL =
IL
= V0
= = C0 (1 − f ) 0
k −1
VL V0 − VS V0 1 − f
11
Float-zone crystal growth: overview
• For CZ-grown Si, impurities (O and C) can be introduced from the melt contacting
the SiO2 crucible and from graphite susceptor/supporter.
• This limits the resistivity to 20Ωcm, while intrinsic Si is 230kΩcm.
• These crystals are more expensive and have very low oxygen and carbon and thus,
are not suitable for the majority of silicon IC technology.
• Carrier concentrations down to 1011 atoms/cm3 have been achieved.
• It is far less common, and is reserved for situations where oxygen and carbon
impurities cannot be tolerated.
• Float-zone does not allow as large Si wafers as CZ does (200mm and 300mm) and
radial distribution of dopant in FZ wafer is not as uniform as in CZ wafer.
• It is good for solar cells, power electronic devices (thyristors and rectifiers) that
use the entire volume of the wafer not just a thin surface layer, etc.
12
Float-zone crystal growth process
• Polycrystalline silicon is converted into single-crystal by zone heating (zone melting).
• The entire poly-Si rod from the EGS process is extracted as a whole.
• The rod is clamped at each end, with one end in contact with a single crystal seed.
• An RF heating coil induces eddy currents (power I2R) in the silicon, heating it beyond its
melting point in the vicinity of the coil.
• The "floating" melt zone is about 2cm wide/high.
• The seed crystal touches the melt zone and is pulled away, along with a solidifying Si boule
following the seed. The crystalline direction follows that of the seed single crystal.
• Limited to about a 4" wafer, as the melt zone will collapse - it is only held together by
surface tension (and RF field levitation).
13
Float-zone: zone refining
14
Doping in FZ growth
Gas doping:
Dopants are introduced in gaseous form during FZ growth.
n-doping: PH3 (Phosphine), AsCl3
p-doping: B2H6 (Diborane), BCl3
Good uniformity along the length of the boule.
Pill doping:
Drill a small hole in the top of the EGS rod, and insert the dopant.
If the dopant has a small segregation coefficient, most of it will be carried with the
melt as it passes the length of the boule.
Resulting in only a small non-uniformity.
Ga and In doping work well this way.
15
Zone refining
Zone length is L. The rod has initial uniform impurity
concentration of C0.
If the molten zone moves upwards by dx, the number of
impurities in the liquid (=I) will change since some will be
dissolved into the melting liquid at the top (=C0dx) and
some will be lost to the freezing solid on the bottom
(=CSdx=k0CLdx). Thus: (assume cross-sectional area =1)
0.05
18
Steps for wafer preparation
Trimming and
Grinding
19
Ingot grinding
20
Wafer slicing
Should
be {110} Another flat configuration
plane for {100} n-type wafer
{100} wafer usually breaks along {110} plane (actually Si cleaves naturally along {111}
plane, which meet the surface at an angle of 54.7o, the angle between <001> and <111>).
Sometimes (not often) {100} wafers break along {100} plane. ({100} = (100)+(010)+(001)) 23
Advantage of larger diameter wafers
24
Chapter 3 Crystal growth, wafer fabrication and
basic properties of silicon wafers
25
Hot probe measurement of carrier type
Vm
Cold Hot
e-
n-type wafer
• The hot probe technique is used to determine the type of dopant in a wafer.
• It relies on the generation of the Seebeck voltage (open circuit), i.e. the diffusion
of free carriers (electrons or holes) as a result of a temperature gradient.
• The sign of the voltage tells the carrier type.
• Alternatively, one can measure the current direction (short circuit).
• The current that flows due to the majority carrier is given by J = qn p dT
n n n
dx
Pn is thermoelectric power, negative for electrons, positive for holes. 26
Electrical measurement techniques – four point probe
t S
27
Hall measurement of carrier type & mobility
29
Horizontal Bridgman GaAs growth
Historically, high defect density with LEC GaAs limits its use from electronic applications.
Most GaAs for optoelectronics is produced by Bridgman method.
The GaAs charge is held in a sealed ampoule with excess arsenic.
Thus, higher As pressure can be reached that limits As evaporation.
30
Homework 1
31