RT8223P

RT8223P
High Efficiency, Main Power Supply Controller

for Notebook Computer
General Description Features
The RT8223P is a dual step-down, switch-mode power z Constant On-time Control with 100ns Load Step
supply controller generating logic-supply voltages in Response
battery-powered systems. It includes two Pulse Width z Wide Input Voltage Range : 6V to 25V
Modulation (PWM) controllers adjustable from 2V to 5.5V, z Dual Adjustable Outputs from 2V to 5.5V
and also features fixed 5V/3.3V linear regulators. Each z Fixed 3.3V and 5V LDO Output : 100mA
linear regulator provides up to 100mA output current with z 2V Reference Voltage
automatic linear regulator bootstrapping to the PWM z Frequency Selectable via TONSEL Setting
outputs. The RT8223P includes on-board power up z 4700ppm/°°C RDS(ON) Current Sensing
sequencing, a power good output, internal soft-start, and z Programmable Current Limit Combined with
soft-discharge output that prevents negative voltage during Enable Control
shutdown. z Selectable PWM, DEM, or Ultrasonic Mode
z Internal Soft-Start and Soft-Discharge
The constant on-time PWM scheme can operate without
z High Efficiency up to 97%
sense resistors and provide 100ns load transient response
z 5mW Quiescent Power Dissipation
while maintaining nearly constant switching frequency. To
z Thermal Shutdown
eliminate noise in audio applications, an ultrasonic mode
z RoHS Compliant and Halogen Free
is included, which maintains the switching frequency
above 25kHz. Moreover, the diode-emulation mode
Applications
maximizes efficiency for light load applications. The
z Notebook and Sub-Notebook Computers
http://www.DataSheet4U.net/
RT8223P is available in a WQFN-24L 4x4 package.

z 3-Cell and 4-Cell Li+ Battery-Powered Devices
Ordering Information Pin Configurations

RT8223P
Package Type (TOP VIEW)
QW : WQFN-24L 4x4 (W-Type)
UGATE1
PHASE1
LGATE1
PGOOD
BOOT1
VOUT1
Lead Plating System

Z : ECO (Ecological Element with
Halogen Free and Pb free) 24 23 22 21 20 19
Note : ENTRIP1 1 18 ENC
Richtek products are : FB1 2 17 VREG5
REF 3 16 VIN
` RoHS compliant and compatible with the current require- GND
TONSEL 4 15 GND
ments of IPC/JEDEC J-STD-020. FB2 5 25 14 SKIPSEL
ENTRIP2 6 13 EN
` Suitable for use in SnPb or Pb-free soldering processes. 7 8 9 10 11 12
VOUT2
VREG3
BOOT2
UGATE2
PHASE2
LGATE2
Marking Information
20 : Product Code
20 YM YMDNN : Date Code WQFN-24L 4x4
DNN
DS8223P-01 June 2011 www.richtek.com

1
datasheet pdf - http://www.DataSheet4U.net/

RT8223P
Typical Application Circuit
VIN
6V to 25V
R8
C1 3.9 RT8223P R10 C13 C12
10µF 0 Q2 10µF 10µF
16 VIN UGATE2 10 BSC119
C10
0.1µF 9 0 N03S
BOOT2
RBOOT2
C11 L2
Q1 R4 0 21 UGATE1 0.1µF 4.7µH VOUT2
BSC119 PHASE2 11 3.3V
N03S 0 Q4
22 BOOT1 LGATE2 12 BSC119 R11 C17
RBOOT1 220µF
L1 C2 GND 15 N03S
6.8µH 0.1µF C14
VOUT1 20 PHASE1
5V VOUT2 7
C3 Q3 19 LGATE1
R5 5 C21
220µF BSC119 FB2 R14
RILIM1 6.5k
C4 N03S 150k
1 C20
ENTRIP1
24 VOUT1 R15 0.1µF
RILIM2
150k 10k
C18 R12 6
ENTRIP2
15k
2 FB1 25 (Exposed Pad)
GND
C19 VREF 3 REF
0.1µF R13
10k 2V C15
0.22µF
4 TONSEL VREG5 17 5V Always On
Frequency Control C9
4.7µF R6
14 SKIPSEL 100k
PWM/DEM/Ultrasonic
13 EN PGOOD 23 PGOOD Indicator
ON
VREG3 8 3.3V Always On
OFF C16
ON 18 ENC 4.7µF
OFF
Functional Pin Description

Pin No. Pin Name Pin Function
Channel 1 Enable and Current Limit Setting Input. Connect a resistor to GND to
set the threshold for channel 1 synchronous RDS(ON) sense. The GND − PHASE1
1 ENTRIP1 current limit threshold is 1/10th the voltage seen at ENTRIP1 over a 0.515V to 3V
range. There is an internal 10μA current source from VREG5 to ENTRIP1. Leave
ENTRIP1 floating or short ENTRIP1 to GND to shut down channel 1.
SMPS1 Feedback Input. Connect FB1 to a resistive voltage divider from VOUT1
2 FB1
to GND to adjust output from 2V to 5.5V.
2V Reference Output. Bypass to GND with a minimum 0.22μF capacitor. REF can
3 REF source up to 100μA for external loads. Loading REF degrades FBx and output
accuracy according to the REF load-regulation error.
Frequency Selectable Input for VOUT1/VOUT2 respectively.
400kHz/500kHz : Connect to VREG5 or VREG3
4 TONSEL
300kHz/375kHz : Connect to REF
200kHz/250kHz : Connect to GND
SMPS2 Feedback Input. Connect FB2 to a resistive voltage divider from VOUT2
5 FB2
to GND to adjust output voltage from 2V to 5.5V.
Channel 2 Enable and Current Limit Setting Input. Connect a resistor to GND to
set the threshold for channel 2 synchronous RDS(ON) sense. The GND − PHASE2
6 ENTRIP2 current limit threshold is 1/10th the voltage seen at ENTRIP2 over a 0.515V to 3V
range. There is an internal 10μA current source from VREG5 to ENTRIP2. Leave
ENTRIP2 floating or short ENTRIP2 to GND to shut down channel 2.
Bypass Pin for SMPS2. Connect to the SMPS2 output to bypass efficient power
7 VOUT2
for VREG3 pin. VOUT2 is also for the SMPS2 output soft-discharge.
8 VREG3 3.3V Linear Regulator Output.
To be continued
www.richtek.com DS8223P-01 June 2011
2

RT8223P
Pin No. Pin Name Pin Function
Boost Flying Capacitor Connection for SMPS2. Connect to an external capacitor
9 BOOT2
according to the typical application circuits.
Upper Gate Driver Output for SMPS2. UGATE2 swings between PHASE2 and
10 UGATE2
BOOT2.
Switch Node for SMPS2. PHASE2 is the internal lower supply rail for the
11 PHASE2 UGATE2 high side gate driver. PHASE2 is also the current-sense input for the
SMPS2.
Lower Gate Driver Output for SMPS2. LGATE2 swings between GND and
12 LGATE2
VREG5.
Master Enable Input. The REF/VREG5/VREG3 are enabled if it is within logic
13 EN
high level and disabled if it is less than the logic low level.
Operation Mode Selectable Input.
Connect to VREG5 or VREG3 : Ultrasonic Mode
14 SKIPSEL
Connect to REF : PWM Mode
Connect to GND : DEM Mode
16 VIN Supply Input for 5V/3.3V LDO and Feed Forward On-Time circuitry.
5V Linear Regulator Output. VREG5 is also the supply voltage for the lower gate
17 VREG5
driver and analog supply voltage for the device.
SMPS Enable Input. Pull up to VREG3 or VREG5 to turn on both switch channels.
18 ENC
Short to GND to shutdown them.
Lower Gate Driver Output for SMPS1. LGATE1 swings between GND and
19 LGATE1
VREG5.
Switch Node for SMPS1. PHASE1 is the internal lower supply rail for the
20 PHASE1 UGATE1 high side gate driver. PHASE1 is also the current-sense input for the
SMPS1.
Upper Gate Driver Output for SMPS1. UGATE1 swings between PHASE1 and
21 UGATE1
BOOT1. http://www.DataSheet4U.net/
Boost Flying Capacitor Connection for SMPS1. Connect to an external capacitor

22 BOOT1
according to the typical application circuits.
23 PGOOD Power Good Output for Channel 1 and Channel 2. (Logical AND).
Bypass Pin for SMPS1. Connect to the SMPS1 output to bypass efficient power
24 VOUT1
for VREG5 pin. VOUT1 is also for the SMPS1 output soft-discharge.
15, 25 Ground for SMPS Controller. The exposed pad must be soldered to a large PCB
GND
(Exposed Pad) and connected to GND for maximum power dissipation.

3

RT8223P
Function Block Diagram
TONSEL SKIPSEL
BOOT1
BOOT2
UGATE1
UGATE2
PHASE1
VREG5 PHASE2
VREG5
SMPS1
LGATE1 SMPS2
PWM Buck
VREG5 PWM Buck LGATE2
Controller
Controller VREG5
10µA
FB1 10µA
ENTRIP1 VOUT2
FB2
ENTRIP2
EN Power-On
Sequence PGOOD
ENC Clear Fault Latch
SW3 Threshold GND

SW5 Threshold
VOUT1
Thermal
Shutdown
VREG5 VREG3
VREG5 REF VREG3

VIN
REF

4

RT8223P
Absolute Maximum Ratings (Note 1)
z VIN, EN to GND ----------------------------------------------------------------------------------------------- −0.3V to 30V
z PHASEx to GND
DC ---------------------------------------------------------------------------------------------------------------- −0.3V to 30V
< 20ns ----------------------------------------------------------------------------------------------------------- −8V to 38V
z BOOTx to PHASEx ------------------------------------------------------------------------------------------ −0.3V to 6V
z ENTRIPx, SKIPSEL, TONSEL, PGOOD to GND ------------------------------------------------------ −0.3V to 6V
z VREG5, VREG3, FBx, VOUTx, ENC, REF to GND -------------------------------------------------- −0.3V to 6V
z UGATEx to PHASEx
DC ---------------------------------------------------------------------------------------------------------------- −0.3V to (VREG5 + 0.3V)

< 20ns ----------------------------------------------------------------------------------------------------------- −5V to 7.5V
z LGATEx to GND
DC ---------------------------------------------------------------------------------------------------------------- −0.3V to (VREG5 + 0.3V)

< 20ns ----------------------------------------------------------------------------------------------------------- −2.5V to 7.5V
z Power Dissipation, PD @ TA = 25°C
WQFN-24L 4x4 ------------------------------------------------------------------------------------------------ 1.923W

z Package Thermal Resistance (Note 2)
WQFN-24L 4x4, θJA ------------------------------------------------------------------------------------------ 52°C/W

WQFN-24L 4x4, θJC ------------------------------------------------------------------------------------------ 7°C/W
z Lead Temperature (Soldering, 10 sec.) ------------------------------------------------------------------ 260°C
z Junction Temperature ---------------------------------------------------------------------------------------- 150°C
z Storage Temperature Range -------------------------------------------------------------------------------- −65°C to 150°C
z ESD Susceptibility (Note 3)
HBM (Human Body Mode) ---------------------------------------------------------------------------------- 2kV

MM (Machine Mode) ----------------------------------------------------------------------------------------- 200V
Recommended Operating Conditions (Note 4)

z Supply Voltage, VIN ------------------------------------------------------------------------------------------ 6V to 25V
z Junction Temperature Range ------------------------------------------------------------------------------- −40°C to 125°C
z Ambient Temperature Range ------------------------------------------------------------------------------- −40°C to 85°C

5

RT8223P
Electrical Characteristics
(VIN = 12V, VEN = VENC = 5V, VENTRIP1 = VENTRIP2 = 2V, No Load, TA = 25°C, unless otherwise specified)
Parameter Symbol Test Conditions Min Typ Max Unit

Input Supply
VIN Standby Current IVIN_SBY VIN = 6V to 25V, ENTRIPx = GND -- 200 -- μA
VIN Shutdown Supply VIN = 6V to 25V,
IVIN_SHDN -- 20 40 μA
Current ENTRIPx = EN = GND
Both SMPS On, VFBx = 2.1V,
Quiescent Power PVIN
SKIPSEL = GND, VOUT1 = 5V, VOUT2 = 3.3V -- 5 7 mW
Consumption +PPVCC
(Note 5)
SMPS Output and FB Voltage
DEM Mode 1.975 2 2.025
FBx Voltage VFBx PWM Mode (Note 6) -- 2 -- V
Ultrasonic Mode -- 2.032 --
Output Voltage Adjust
VOUTx SMPS1, SMPS2 2 -- 5.5 V
Range
VOUTx Discharge
VOUTx = 0.5V, VENTRIPx = 0V 10 45 -- mA
Current
On-Time
VOUT1 = 5.05V (200kHz) 1895 2105 2315
TONSEL = GND
VOUT2 = 3.33V (250kHz) 999 1110 1221
VOUT1 = 5.05V (300kHz) 1227 1403 1579
On-Time Pulse Width tON TONSEL = REF ns
VOUT2 = 3.33V (375kHz) 647 740 833
VOUT1 = 5.05V (400kHz) 895 1052 1209

TONSEL = REG5
VOUT2 = 3.33V (500kHz) 475 555 635
Minimum Off-Time tOFF VFBx = 1.9V 200 300 400 ns
Ultrasonic Mode
SKIPSEL = VREG5 or VREG3 22 33 -- kHz
Frequency
Soft-Start
Soft-Start Time tSSx Internal Soft-Start -- 2 -- ms
Current Sense
ENTRIPx Source
IENTRIPx VENTRIPx = 0.9V 9.4 10 10.6 μA
Current
ENTRIPx Current
Temperature TCIENTRIPx In Comparison with 25°C (Note 6) -- 4700 -- ppm/°C
Coefficient
ENTRIPx Adjustment
VENTRIPx = IENTRIPx x RENTRIPx 0.515 -- 3 V
Range
Current Limit
GND − PHASEx, VENTRIPx = 2V 180 200 220 mV
Threshold
Zero-Current
GND − PHASEx in DEM -- 3 -- mV
Threshold
To be continued
6

RT8223P
Internal Regulator and Reference
VOUT1 = GND, I VREG5 < 100mA 4.8 5 5.2
VOUT1 = GND, 6.5V < VIN < 25V,
VREG5 Output Voltage VVREG5 4.75 5 5.25 V
IVREG5 < 100mA
4.75 5 5.25
IVREG5 < 50mA
VOUT2 = GND, I VREG3 < 100mA 3.2 3.33 3.46
VREG3 Output Voltage VVREG3 3.13 3.33 3.5 V
IVREG3 < 100mA
3.13 3.33 3.5
IVREG3 < 50mA
VREG5 Output Current IVREG5 VVREG5 = 4.5V, VOUT1 = GND 100 175 250 mA
VREG3 Output Current IVREG3 VVREG3 = 3V, VOUT2 = GND 100 175 250 mA
VREG5 Switch-over VOUT1 Rising Edge 4.6 4.75 4.9

VSW5 V
Threshold to VOUT1 VOUT1 Falling Edge 4.3 4.4 4.5
VREG3 Switch-over VOUT2 Rising Edge 2.975 3.125 3.25
VSW3 V
Threshold to VOUT2 VOUT2 Falling Edge 2.775 2.875 2.975
VREGx Switch-over
RSWx VREGx to VOUTx, 10mA -- 1.5 3 Ω
Equivalent Resistance
REF Output Voltage VREF No External Load 1.98 2 2.02 V
REF Load Regulation 0 < ILOAD < 100μA -- 10 -- mV
REF Sink Current REF in Regulationhttp://www.DataSheet4U.net/
5 -- -- μA
UVLO
VREG5 Under Voltage Rising Edge -- 4.2 4.45
V
Lockout Threshold Falling Edge 3.7 3.9 4.1
VREG3 Under Voltage
SMPSx off -- 2.5 -- V
Lockout Threshold
Power Good
PGOOD Detect, FBx falling Edge 82 85 88
PGOOD Threshold Hysteresis, Rising Edge with SS Delay %
-- 6 --
Time
PGOOD Propagation
Falling Edge, 50mV Overdrive -- 10 -- μs
Delay
PGOOD Leakage Current High State, Forced to 5.5V -- -- 1 μA
PGOOD Output Low
ISINK = 4mA -- -- 0.3 V
Voltage
Fault Detection
Over Voltage Protection
VFB_OVP OVP Detect, FBx Rising Edge 109 112 116 %
Trip Threshold
Over Voltage Protection
FBx = 2.35V -- 5 -- μs
Propagation Delay
Under Voltage Protection
VFB_UVP UVP Detect, FBx Falling Edge 49 52 56 %
Trip Threshold
To be continued
7

RT8223P
UVP Shutdown Blanking Time tSHDN_UVP From ENTRIPx Enable -- 5 -- ms
Thermal Shutdown
Thermal Shutdown TSHDN -- 150 -- °C
Thermal Shutdown Hysteresis -- 10 -- °C
Logic Input
Low Level (DEM Mode) -- -- 0.8
SKIPSEL Input Voltage REF Level (PWM Mode) 1.8 -- 2.3 V
High Level (Ultrasonic Mode) 2.7 -- --
Low Level (SMPS Off) -- -- 0.25
ENTRIPx Input Voltage VENTRIPx On Level (SMPS On) 0.515 -- 3 V
High Level (SMPS Off) 4.5 -- --
Rising Edge -- 0.4 0.515
ENTRIPx Low Level Threshold V
Falling Edge 0.25 0.36 --
EN Threshold Logic-High VIH 2.4 -- --
V
Voltage Logic-Low VIL -- -- 0.4
EN Voltage VEN Floating, Default Enable 2.4 3.3 4.2 V
VEN = 0.2V, Source 1.5 3 5
EN Current IEN μA
VEN = 5V, Sink -- 3 8
ENC Threshold Logic-High VIH_ENC 2 -- --

V
Voltage Logic-Low VIL_ENC -- -- 0.6
VOUT1 / VOUT2 = 200kHz/250kHz -- -- 0.8

TONSEL Setting Voltage VOUT1 / VOUT2 = 300kHz/375kHz 1.8 -- 2.3 V
VOUT1 / VOUT2 = 400kHz/500kHz 2.7 -- --
VTONSEL , VSKIPSEL = 0V or 5V −1 -- 1
Input Leakage Current μA
VENC = 0V or 5V −1 -- 1
Internal BOOT Switch
Internal Boost Switch
VREG5 to BOOTx, 10mA -- 40 80 Ω
On-Resistance
Power MOSFET Drivers
UGATEx, High State,
-- 4 8
BOOTx to PHASEx Forced to 5V
UGATEx On-Resistance Ω
UGATEx, Low State,
-- 1.5 4
BOOTx to PHASEx Forced to 5V
LGATEx, High State -- 4 8
LGATEx On-Resistance Ω
LGATEx, Low State -- 1.5 4
LGATEx Rising -- 30 --
Dead Time ns
UGATEx Rising -- 40 --

8

RT8223P
Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for
stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended
periods may remain possibility to affect device reliability.
Note 2. θJA is measured in natural convection at TA = 25°C on a high effective thermal conductivity four-layer test board of
JEDEC 51-7 thermal measurement standard. The measurement case position of θJC is on the exposed pad of the
package.
Note 3. Devices are ESD sensitive. Handling precaution is recommended.
Note 4. The device is not guaranteed to function outside its operating conditions.
Note 5. PVIN + PVREG5
Note 6. Guaranteed by Design.

9

RT8223P
Typical Operating Characteristics
VOUT1 Efficiency vs. Load Current VOUT1 Efficiency vs. Load Current
100 100
90 DEM Mode 90
DEM Mode
80 80
Efficiency (%) 1
Efficiency (%) 1
70 Ultrasonic Mode 70
60 60 Ultrasonic Mode
50 PWM Mode 50
40 40 PWM Mode
30 30
20 VIN = 12V
20
TONSEL = GND, EN = FLOATING,
10 VIN = 8V, TONSEL = GND, EN = FLOATING, 10
VENTRIP1 = 1.5V, VENTRIP2 = 5V VENTRIP1 = 1.5V, VENTRIP2 = 5V
0 0
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
Load Current (A) Load Current (A)
100 100
90 90
DEM Mode
80 DEM Mode
80
Efficiency (%) 1
Efficiency (%) 1
70 70
60 Ultrasonic Mode 60 Ultrasonic Mode

50 50
PWM Mode http://www.DataSheet4U.net/
PWM Mode
40 40
30 30
VIN = 20V 20
20 VIN = 8V
TONSEL = GND, EN = FLOATING, TONSEL = GND, EN = FLOATING,
10 10
VENTRIP1 = 1.5V, VENTRIP2 = 5V VENTRIP1 = 5V, VENTRIP2 = 1.5V
0 0
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
100 100
90 90
80 80
DEM Mode DEM Mode
Efficiency (%) 1
Efficiency (%) 1
70 70
Ultrasonic Mode
50 50
PWM Mode
40 40
PWM Mode
30 30
VIN = 12V VIN = 20V
20 20
TONSEL = GND, EN = FLOATING, TONSEL = GND,EN = FLOATING,
10 10
VENTRIP1 = 5V, VENTRIP2 = 1.5V VENTRIP1 = 5V, VENTRIP2 = 1.5V
0 0
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10

10

RT8223P
VOUT1 Switching Frequency vs. Load Current VOUT1 Switching Frequency vs. Load Current
220 220
PWM Mode PWM Mode
200 200
Switching Frequency (kHz) 1

180 180
VIN = 8V VIN = 12V
160 160
TONSEL = GND, EN = FLOATING,
140 140 TONSEL = GND, EN = FLOATING,
VENTRIP1 = 1.5V, VENTRIP2 = 5V
VENTRIP1 = 1.5V, VENTRIP2 = 5V
120 120
100 100
80 80
60 60
40 Ultrasonic Mode 40 Ultrasonic Mode
20 20
DEM Mode DEM Mode
0 0
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
220 280
200 PWM Mode 260 PWM Mode
Switching Frequency (kHz)1
240
180
220
160 200
VIN = 20V VIN = 8V
140 180 TONSEL = GND, EN = FLOATING,
TONSEL = GND, EN = FLOATING, 160 VENTRIP1 = 5V, VENTRIP2 = 1.5V
120 VENTRIP1 = 1.5V, VENTRIP2 = 5V 140
100 http://www.DataSheet4U.net/
120
80 100
60 80
40 Ultrasonic Mode
20
DEM Mode 20
DEM Mode
0 0
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
280 280
260 PWM Mode 260 PWM Mode
240 240
220 220
200 200
VIN = 12V VIN = 20V
180 180
TONSEL = GND, EN = FLOATING, TONSEL = GND, EN = FLOATING,
160 VENTRIP1 = 5V, VENTRIP2 = 1.5V 160
VENTRIP1 = 5V, VENTRIP2 = 1.5V
140 140
120 120
100 100
80 80
60 60 Ultrasonic Mode
Ultrasonic Mode
40 40
20 DEM Mode 20 DEM Mode
0 0
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10

11

RT8223P
VOUT1 Output Voltage vs. Load Current VOUT2 Output Voltage vs. Load Current
5.090 3.446
VIN = 12V, TONSEL = GND, EN = FLOATING, VIN = 12V, TONSEL = GND, EN = FLOATING,
5.084 3.440
VENTRIP1 = 1.5V, VENTRIP2 = 5V VENTRIP1 = 5V, VENTRIP2 = 1.5V
5.078
5.072 3.434
Output Voltage (V) 1

5.066 3.428
5.060 Ultrasonic Mode
3.422
5.048 3.416
5.042 3.410
5.036 PWM Mode
3.404
5.030
5.024 PWM Mode 3.398
5.018 3.392
5.012 DEM Mode
5.006
DEM Mode 3.386
5.000 3.380
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
VREG5 Output Voltage vs. Output Current VREG3 Output Voltage vs. Output Current
5.006 3.358
VIN = 12V, TONSEL = GND, EN = FLOATING, VIN = 12V, TONSEL = GND, EN = FLOATING,
VENTRIP1 = VENTRIP2 = 5V VENTRIP1 = VENTRIP2 = 5V
5.000 3.354
3.350
4.994
3.346
4.988
3.342
4.982
3.338
4.976 3.334
4.970 3.330
0 20 40 60 80 100 0 10 20 30 40 50 60 70
Output Current (mA) Output Current (mA)
Reference Voltage vs. Output Current Battery Current vs. Input Voltage
2.0080 100.0
VIN = 12V, TONSEL = GND, EN = FLOATING, No Load
2.0072 VENTRIP1 = VENTRIP2 = 5V
Reference Voltage (V) 1
2.0064 PWM Mode

Battery Current (mA) 1
2.0056
10.0
2.0048
2.0032
1.0
2.0024
2.0016 DEM Mode
2.0008 TONSEL = GND, EN = FLOATING,

VENTRIP1 = VENTRIP2 = 0.91V
2.0000 0.1
-10 0 10 20 30 40 50 60 70 80 90 100 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
Output Current (µA) Input Voltage (V)

12

RT8223P
Standby Input Current vs. Input Voltage Shutdown Input Current vs. Input Voltage
250 22
21
249
Shutdown Input Current (µA)1

Standby Input Current (µA)1
20
248 19
247 18
17
246
16
245 15
14
244
13
243 12
242 11
No Load, 10
241
EN = FLOATING, VENTRIP1 = VENTRIP2 = 5V 9 No Load, EN = GND, VENTRIP1 = VENTRIP2 = 5V
240 8
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
Input Voltage (V) Input Voltage (V)
Reference Voltage vs. Temperature VREG5, VREG3 and REF Start Up

2.011
2.008
Reference Voltage (V) 1
VREG5
2.005
(5V/Div)
2.002 VREG3
(2V/Div)
1.999
1.996 http://www.DataSheet4U.net/
REF
1.993 (2V/Div)
1.990
VIN = 12V, VENTRIP1 = VENTRIP2 = 5V,
EN No Load, VIN = 12V, TONSEL = GND,
1.987 (2V/Div)
EN = FLOATING, TONSEL = GND EN = FLOATING, VENTRIP1 = VENTRIP2 = 5V
1.984
-50 -25 0 25 50 75 100 125 Time (400μs/Div)
Temperature (°C)
Power On From ENC Power Off From ENC

No Load No Load
VOUT1 VOUT1
(5V/Div) (5V/Div)
VOUT2 VOUT2
(2V/Div) (2V/Div)
PGOOD
PGOOD (5V/Div)
(5V/Div)
VIN = 12V, TONSEL = GND,
ENC ENC SKIPSEL = REF, EN = FLOATING,
(5V/Div) SKIPSEL = REF, EN = FLOATING, (5V/Div)
VENTRIP1 = VENTRIP2 = 1.5V, VENC = 5V VENTRIP1 = VENTRIP2 = 1.5V, VENC = 5V
Time (1ms/Div) Time (4ms/Div)

13

RT8223P
Power On from ENTRIP1 Power Off from ENTRIP1

No Load No Load
VOUT1 VOUT1
(2V/Div) (2V/Div)
PGOOD PGOOD
(5V/Div) (5V/Div)

ENTRIP1 ENTRIP1 VIN = 12V, TONSEL = GND,
(5V/Div) SKIPSEL = REF, EN = FLOATING, (5V/Div) SKIPSEL = REF, EN = FLOATING,
VENTRIP1 = VENTRIP2 = 1.5V VENTRIP1 = VENTRIP2 = 1.5V
Power On from ENTRIP2 Power Off from ENTRIP2

No Load No Load
VOUT2
(2V/Div)
VOUT2
(2V/Div)
PGOOD http://www.DataSheet4U.net/
PGOOD
(5V/Div) (5V/Div)

ENTRIP2 ENTRIP2 VIN = 12V, TONSEL = GND,
(5V/Div) SKIPSEL = REF, EN = FLOATING, (5V/Div) SKIPSEL = REF, EN = FLOATING,
VENTRIP1 = VENTRIP2 = 1.5V VENTRIP1 = VENTRIP2 = 1.5V
VOUT1 PWM Mode Load Transient Response VOUT2 PWM Mode Load Transient Response
VOUT1_AC VOUT2_AC
(50mV/Div) (50mV/Div)
Inductor Inductor
Current Current
(5A/Div) (5A/Div)
UGATE1 UGATE2
(20V/Div) (20V/Div)
VIN = 12V, TONSEL = GND, VIN = 12V, TONSEL = GND,
LGATE1 LGATE2
(5V/Div) (5V/Div)
EN = FLOATING, SKIPSEL = REF, IOUT1 = 0A to 6A EN = FLOATING, SKIPSEL = REF, IOUT2 = 0A to 6A
Time (20μs/Div) Time (20μs/Div)

14

RT8223P
OVP UVP
No Load, VIN = 12V, TONSEL = GND, VIN = 12V, TONSEL = GND,
EN = FLOATING, SKIPSEL = GND EN = FLOATING,
SKIPSEL = REF
VOUT1
VOUT1 (5V/Div)
(2V/Div)
PGOOD
(5V/Div)
VOUT2 UGATE1
(2V/Div) (20V/Div)
PGOOD LGATE1
(5V/Div) (5V/Div)
Time (4ms/Div) Time (100μs/Div)

15

RT8223P
Application Information
The RT8223P is a dual, Mach ResponseTM DRVTM dual PWM Frequency and On-Time Control
ramp valley mode synchronous buck controller. The The Mach ResponseTM control architecture runs with
controller is designed for low voltage power supplies for pseudo constant frequency by feed-forwarding the input
notebook computers. Richtek's Mach Response TM and output voltage into the on-time one-shot timer. The
technology is specifically designed for providing 100ns high side switch on-time is inversely proportional to the
“instant-on” response to load steps while maintaining a input voltage as measured by VIN, and proportional to the
relatively constant operating frequency and inductor output voltage. There are two benefits of a constant
operating point over a wide range of input voltages. The switching frequency. First, the frequency can be selected
topology circumvents the poor load-transient timing to avoid noise-sensitive regions such as the 455kHz IF
problems of fixed-frequency current mode PWMs while band. Second, the inductor ripple current operating point
avoiding the problems caused by widely varying switching remains relatively constant, resulting in easy design
frequencies in conventional constant on-time and constant methodology and predictable output voltage ripple.
off-time PWM schemes. The DRV TM mode PWM Frequency for the 3V SMPS is set at 1.25 times higher
modulator is specifically designed to have better noise than the frequency for 5V SMPS. This is done to prevent
immunity for such a dual output application. The audio-frequency “Beating” between the two sides, which
RT8223P includes 5V (VREG5) and 3.3V (VREG3) linear switch asynchronously for each side. The frequencies are
regulators. VREG5 linear regulator can step down the set by the TONSEL pin connection as shown in Table 1.
battery voltage to supply both internal circuitry and gate The on-time is given by :
drivers. The synchronous-switch gate drivers are directly t ON = K × (VOUT / VIN )
powered from VREG5. When VOUT1 voltage is above
where “K” is set by the TONSEL pin connection (Table
4.75V, an automatic circuit will switch the power of the
1). The on-time guaranteed in the Electrical Characteristics
device from VREG5 linear regulator to VOUT1.
table is influenced by switching delays in the external
PWM Operation high side power MOSFET. Two external factors that
influence switching frequency accuracy are resistive drops
The Mach ResponseTM DRVTM mode controller relies on
in the two conduction loops (including inductor and PC
the output filter capacitor's Effective Series Resistance
board resistance) and the dead time effect. These effects
(ESR) to act as a current sense resistor, so the output
are the largest contributors to the change in frequency
ripple voltage provides the PWM ramp signal. Refer to the
with changing load current. The dead-time effect increases
RT8223P's function block diagram, the synchronous high
the effective on-time by reducing the switching frequency.
side MOSFET will be turned on at the beginning of each
It occurs only in PWM mode (SKIPSEL= REF) when the
cycle. After the internal one-shot timer expires, the
inductor current reverses at light or negative load currents.
MOSFET will be turned off. The pulse width of this one
With reversed inductor current, the inductor's EMF causes
shot is determined by the converter's input voltage and
PHASEx to go high earlier than normal, thus extending
the output voltage to keep the frequency fairly constant
the on-time by a period equal to the low-to-high dead time.
over the input voltage range. Another one shot sets a
For loads above the critical conduction point, the actual
minimum off-time (300ns typ.). The on-time one shot will
switching frequency is :
be triggered if the error comparator is high, the low side
f = (VOUT + VDROP1 ) / (tON × (VIN + VDROP1 − VDROP2 ))
switch current is below the current limit threshold, and
the minimum off-time one shot has timed out. where VDROP1 is the sum of the parasitic voltage drops in
the inductor discharge path, which includes the
synchronous rectifier, inductor, and PC board resistances.
VDROP2 is the sum of the resistances in the charging path,
and tON is the on-time.

16

RT8223P
Table 1. TONSEL Connection and Switching Frequency
SMPS 1 SMPS 1 SMPS 2 SMPS 2 Approximate
TONSEL
K-Factor (μs) Frequency (kHz) K-Factor (μs) Frequency (kHz) K-Factor Error (%)
GND 5 200 4 250 ±10
REF 3.33 300 2.67 375 ±10
VREG5 or
2.5 400 2 500 ±10
VREG3
Operation Mode Selection (SKIPSEL)

The RT8223P supports three operation modes : Diode- (VIN − VOUT )
ILOAD (SKIP) ≈ × t ON
Emulation Mode, Ultrasonic Mode, and Forced-CCM 2L
Mode. User can set operation mode via the SKIPSEL pin. where tON is the On-time.
The switching waveforms may appear noisy and
Diode-Emulation Mode (SKIPSEL=GND)
asynchronous when light loading causes Diode-Emulation
In Diode-Emulation Mode, the RT8223P automatically
Mode operation. However this is normal and results in
reduces switching frequency at light-load conditions to
high efficiency. Trade-offs in PFM noise vs. light load
maintain high efficiency. This reduction of frequency is
efficiency is made by varying the inductor value. Generally,
achieved smoothly. As the output current decreases from
low inductor values produce a broader efficiency vs. load
heavy-load condition, the inductor current is also reduced
curve, while higher values result in higher full-load efficiency
and eventually comes to the point when its valley touches
(assuming that the coil resistance remains fixed) and less
zero current, which is the boundary between continuous
output voltage ripple.
conduction and discontinuous conduction modes. By
emulating the behavior of diodes, the low side MOSFET Penalties for using higher inductor values include larger
allows only partial negative current when the inductor free- physical size and degraded load transient response
wheeling current becomes negative. As the load current (especially at low input-voltage levels).
is further decreased, it takes longer and longer to discharge
Ultrasonic Mode (SKIPSEL = VREG5 or VREG3)
the output capacitor to the level that requires the next
The RT8223P activates an unique Diode-Emulation Mode
“ON” cycle. The on-time is kept the same as that in the
with a minimum switching frequency of 25kHz, called the
heavy-load condition. In reverse, when the output current
Ultrasonic Mode. The Ultrasonic Mode avoids audio-
increases from light load to heavy-load, the switching
frequency modulation that would otherwise be present
frequency increases to the preset value as the inductor
when a lightly loaded controller automatically skips
current reaches the continuous conduction. The transition
pulses. In Ultrasonic Mode, the high side switch gate driver
load point to the light-load operation is shown as follows
signal is OR with an internal oscillator (>25kHz). Once
(Figure 1) :
the internal oscillator is triggered, the controller enters
IL
constant off-time control. When output voltage reaches
Slope = (VIN -VOUT) / L
IL, PEAK the setting peak threshold, the controller turns on the low
side MOSFET until the controller detects that the inductor
current dropped has below the zero-crossing threshold.
ILoad = IL, PEAK / 2 The internal timer provides a constant off-time control and
it is effective to regulate the output voltage under light
load conditions.
t
0
TON
Figure 1. Boundary Condition of CCM/DEM

17

RT8223P
Forced CCM Mode (SKIPSEL = REF) sensing algorithm. If the magnitude of the current sense
The low noise, Forced CCM mode (SKIPSEL = REF) signal at PHASEx is above the current-limit threshold, the
disables the zero-crossing comparator, which controls the PWM is not allowed to initiate a new cycle (Figure 2).
low side switch on-time. This causes the low side gate- The actual peak current is greater than the current-limit
driver waveform to become the complement of the high threshold by an amount equal to the inductor ripple current.
side gate-driver waveform. This in turn causes the inductor Therefore, the exact current-limit characteristic and
current to reverse at light loads as the PWM loop to maximum load capability are functions of the sense
maintain a duty ratio of VOUT/VIN. The benefit of Forced resistance, inductor value, and battery and output voltage.
IL
CCM Mode is to keep the switching frequency fairly
constant, but it comes at a cost. The no load battery IL, PEAK
current can be from 10mA to 40mA, depending on the
ILOAD
external MOSFETs.
ILIM
Reference and linear Regulators (REF, VREGx)
The 2V reference (REF) is accurate within ±1% over the
entire operating temperature range, making REF useful t
0
as a precision system reference. Bypass REF to GND Figure 2. “Valley” Current-Limit
with a minimum 0.22μF ceramic capacitor. REF can supply
The RT8223P uses the on-resistance of the synchronous
up to 100μA for external loads. Loading REF reduces the
rectifier as the current-sense element and supports
VOUTx output voltage slightly because of the reference
temperature compensated MOSFET RDS(ON) sensing. The
load-regulation error.
RILIMX resistor between the ENTRIPX pin and GND sets
The RT8223P includes 5V (VREG5) and 3.3V (VREG3) the current-limit threshold. The resistor RILIMX is connected
linear regulators. The VREG5 regulator supplies a total of to a current source from ENTRIPx, which is 10μA typically
100mA for internal and external loads, including the at room temperature. The current source has a 4700ppm/
MOSFET gate driver and PWM controller. The VREG3 °C temperature slope to compensate the temperature
regulator supplies up to 100mA for external loads. Bypass dependency of the RDS(ON). When the voltage drop across
VREG5 and VREG3 with a minimum 4.7μF ceramic the sense resistor or low side MOSFET equals 1/10 the
capacitor. voltage across the RILIMX resistor, positive current limit
When the 5V main output voltage is above the VREG5 will be activated. The high side MOSFET will not be turned
switch over threshold (4.75V), an internal 1.5Ω P-Channel on until the voltage drop across the MOSFET falls below
MOSFET switch connects VOUT1 to VREG5, while 1/10 the voltage across the RILIMX resistor.
simultaneously shutting down the VREG5 linear regulator. Choose a current limit resistor by following equations
Similarly, when the 3.3V main output voltage is above the
VILIMx = (RILIMx x10μA)/10 = IILIMx x RDS(ON)
VREG3 switch over threshold (3.125V), an internal 1.5Ω
P-Channel MOSFET switch connects VOUT2 to VREG3, RILIMx = (IILIMx x RDS(ON)) x 10/10μA
while simultaneously shutting down the VREG3 linear Carefully observe the PC board layout guidelines to ensure
regulator. It can decrease the power dissipation from the that noise and DC errors do not corrupt the current-sense
same battery, because the converted efficiency of SMPS signal at PHASEx and GND. Mount or place the IC close
is better than the converted efficiency of the linear to the low side MOSFET.
regulator.
MOSFET Gate Driver (UGATEx, LGATEx)
Current-Limit Setting (ENTRIPx) The high side driver is designed to drive high-current, low
The RT8223P has a cycle-by-cycle current-limit control. RDS(ON) N-MOSFET(s). When configured as a floating driver,
The current-limit circuit employs an unique “valley” current a 5V bias voltage is delivered from the VREG5 supply.

18

RT8223P
The average drive current is calculated by the gate charge UVLO Protection
at V GS = 5V times the switching frequency. The The RT8223P features VREG5 under voltage lockout
instantaneous drive current is supplied by the flying protection (UVLO). When the VREG5 voltage is lower than
capacitor between the BOOTx and PHASEx pins. A dead 3.9V (typ.) and the VREG3 voltage is lower than 2.5V
time to prevent shoot through is internally generated (typ.), both switch power supplies are shut off. This is
between high side MOSFET off to the low side MOSFET non-latch protection.
on, and the low side MOSFET off to the high side MOSFET
on. Power Good Output (PGOOD)
The low side driver is designed to drive high current, low PGOOD is an open-drain type output and requires a pull-
RDS(ON) N-MOSFET(s). The internal pull-down transist or up resistor. PGOOD is actively held low in soft-start,
that drives LGATEX low is robust, with a 1.5Ω typical on- standby, and shutdown. It is released when both output
resistance. A 5V bias voltage is delivered from the VREG5 voltages are above 91% of the nominal regulation point.
supply. The instantaneous drive current is supplied by an The PGOOD goes low if either output turns off or is 15%
input capacitor connected between VREG5 and GND. below its nominal regulator point.
For high current applications, some combinations of high Output Over Voltage Protection (OVP)
and low side MOSFETs might be encountered that will The output voltage can be continuously monitored for over
cause excessive gate-drain coupling, which can lead to voltage. If the output voltage exceeds 12% of its set voltage
efficiency killing, EMI-producing shoot-through currents. threshold, the over voltage protection is triggered and the
This can be remedied by adding a resistor in series with LGATEx low side gate drivers are forced high. This activates
BOOTx, which increases the turn-on time of the high side the low side MOSFET switch, which rapidly discharges
MOSFET without degrading the turn-off time (Figure 3). the output capacitor and pulls the input voltage downward.
VIN The RT8223P is latched once OVP is triggered and can
only be released by toggling EN, ENTRIPx or cycling VIN.

RBOOT
BOOTx There is a 5μs delay built into the over voltage protection
circuit to prevent false alarm.
UGATEx Note that the LGATEx latching high causes the output
PHASEx voltage to dip slightly negative when energy has been
previously stored in the LC tank circuit. For loads that
cannot tolerate a negative voltage, place a power Schottky
Figure 3. Increasing the UGATEx Rise Time
diode across the output to act as a reverse polarity clamp.
Soft-Start If the over-voltage condition is caused by a short in the
The RT8223P provides an internal soft-start function to high side switch, completely turning on the low side
prevent large inrush current and output voltage overshoot MOSFET can create an electrical short between the
when the converter starts up. The soft-start (SS) battery and GND, which will blow the fuse and disconnect
automatically begins once the chip is enabled. During soft- the battery from the output.
start, it clamps the ramping of internal reference voltage
which is compared with FBx signal. The typical soft- Output Under Voltage Protection (UVP)
start duration is 2 ms. A unique PWM duty limit control The output voltage can be continuously monitored for under
that prevents output over voltage during soft-start period voltage protection. If the output is less than 52% of its set
is designed specifically for FBx floating. voltage threshold, under voltage protection will be triggered,
and then both UGATEx and LGATEx gate drivers will be
forced low. The UVP will be ignored for at least 5ms (typ.)
after start-up or a rising edge on ENTRIPx. Toggle

19

RT8223P
ENTRIPx or cycle VIN to reset the UVP fault latch and Shutdown Mode
restart the controller. The RT8223P SMPS1, SMPS2, VREG3 and VREG5 have
independent enabling controls. Drive EN, ENTRIP1 and
Thermal Protection
ENTRIP2 below the precise input falling-edge trip level to
The RT8223P features thermal shutdown protection to place the RT8223P in its low power shutdown state. The
prevent overheat damage to the device. Thermal shutdown RT8223P consumes only 20μA of input current while in
occurs when the die temperature exceeds 150°C. All shutdown. When shutdown mode is activated, the
internal circuitry is inactive during thermal shutdown. The reference turns off. The accurate 0.4V falling-edge threshold
RT8223P triggers thermal shutdown if VREGx is not on the EN pin can be used to detect a specific analog
supplied from VOUTx, while the input voltage on VIN and voltage level as well as to shutdown the device. Once in
the drawing current from VREGx are too high. Even if shutdown, the 2.4V rising-edge threshold activates,
VREGx is supplied from VOUTx, large power dissipation providing sufficient hysteresis for most applications.
on automatic switches caused by overloading VREGx,
may also result in thermal shutdown. Power Up Sequencing and On/Off Controls (ENC)
ENTRIP1 and ENTRIP2 control the SMPS power up
Discharge Mode (Soft-Discharge)
sequencing. When the RT8223P is in single channel mode,
When ENTRIPx is low and a transition to standby or ENTRIP1 or ENTRIP2 enables the respective output when
shutdown mode occurs, or the output under voltage fault ENTRIPx voltage descends below 3V. Furthermore, the
latch is set, the output discharge mode will be triggered. RT8223P can also be in dual channel mode. In this mode,
During discharge mode, the output capacitors' residual outputs are enabled when ENC voltage rises above 2V.
charge will be discharged to GND through an internal
switch.
Table 2. Operation Mode Truth Table
MODE Condition Comment

Transitions to discharge mode after a VIN POR and after
Power UP VREGx < UVLO threshold REF becomes valid. VREG5, VREG3, and REF remain
active.
EN = high, VOUT1 or VOUT2
RUN Normal Operation.
enabled
Over Voltage Either output > 111% of the nominal LGATEx is forced high. VREG3, VREG5 and REF active.
Protection level. Exited by VIN POR or by toggling EN, ENTRIPx, ENC
Under Either output < 52% of the nominal Both UGATEx and LGATEx are forced low and enter
Voltage level after 3ms time-out expires and discharge mode. VREG3, VREG5 and REF are active.
Protection output is enabled Exited by VIN POR or by toggling EN, ENTRIPx, ENC
Either SMPS output is still high in During discharge mode, there is one path to discharge the
Discharge either standby mode or shutdown outputs capacitor residual charge. That is output capacitor
mode discharge to GND through an internal switch.
ENTRIPX < startup threshold,
Standby VREG3, VREG5 and REF are active.
EN = high.
Shutdown EN = low All circuitry off.
Thermal All circuitry off. Exit by VIN POR or by toggling EN, ENTRIPx,
TJ > 150°C
Shutdown ENC

20

RT8223P
Table 3. Power Up Sequencing
EN ENC
ENTRIP1 ENTRIP2 REF VREG5 VREG3 SMPS1 SMPS2
(V) (V)
Low Low X X Off Off Off Off Off

“>2.4V”
Low X X On On On Off Off
=> High
“>2.4V” “>2V”
Off Off On On On Off Off
=> High => High
“>2.4V” “>2V”
Off On On On On Off On
=> High => High
“>2.4V” “>2V”
On Off On On On On Off
=> High => High
“>2.4V” “>2V”
On On On On On On On
=> High => High
Output Voltage Setting (FBx) where LIR is the ratio of the peak to peak ripple current to
Connect a resistor voltage-divider at the FBx pin between the average inductor current.
VOUTx and GND to adjust the respective output voltage Find a low-loss inductor having the lowest possible DC
between 2V and 5.5V (Figure 4). Referring to Figure 4 as resistance that fits in the allotted dimensions. Ferrite cores
an example, choose R2 to be approximately 10kΩ, and are often the best choice, although powdered iron is
solve for R1 using the equation : inexpensive and can work well at 200kHz. The core must
⎛ ⎛ R1 ⎞ ⎞ be large enough not to saturate at the peak inductor current
VOUTX = VFBX × ⎜ 1+ ⎜ ⎟⎟
⎝ ⎝ R2 ⎠ ⎠ (IPEAK) :
where VFBX is 2V. IPEAK = ILOAD(MAX) + ⎡⎣(LIR/2) × ILOAD(MAX) ⎤⎦
VIN The calculation above shall serve as a general reference.

VOUTx To further improve the transient response, the output
UGATEx
inductance can be reduced even further. This needs to be
PHASEx
considered along with the selection of the output capacitor.
LGATEx
R1
VOUTx Output Capacitor Selection
FBx
The capacitor value and ESR determine the amount of
R2
output voltage ripple and load transient response. Thus,
the capacitor value must be greater than the largest value
Figure 4. Setting VOUTX with a Resistor Voltage Divider calculated from below equations :
VOUTx
Output Inductor Selection (ΔILOAD )2 × L × (K × + t OFF(MIN) )
VIN
VSAG =
The switching frequency (on-time) and operating point (% ⎡ ⎛ V − VOUTx ⎞ ⎤
2 × COUT × VOUTx × ⎢K × ⎜ IN ⎟ ⎥ − tOFF(MIN)
ripple or LIR) determine the inductor value as shown in ⎣ ⎝ VIN ⎠⎦
the following equation :
t × ( VIN − VOUTx ) (ΔILOAD )2 × L
L = ON VSOAR =
LIR × ILOAD(MAX) 2 × COUT × VOUTx

21

RT8223P
⎛ 1 ⎞ 2.1
VP−P = LIR × ILOAD(MAX) × ⎜ ESR +
Maximum Power Dissipation (W)1

⎟ Four-Layer PCB
⎝ 8 × COUT × f ⎠ 1.8
where VSAG and VSOAR are the allowable amount of 1.5
undershoot voltage the and overshoot voltage in load

1.2
transient, Vp-p is the output ripple voltage, tOFF(MIN) is the
minimum off-time, and K is a factor listed in Table 1. 0.9
0.6
Thermal Considerations
For continuous operation, do not exceed absolute 0.3
maximum junction temperature. The maximum power 0.0

dissipation depends on the thermal resistance of the IC 0 25 50 75 100 125
package, PCB layout, rate of surrounding airflow, and Ambient Temperature (°C)
difference between junction and ambient temperature. The Figure 5. Derating Curve for the RT8223P Package
maximum power dissipation can be calculated by the
following formula : Layout Considerations
Layout is very important in high frequency switching
PD(MAX) = (TJ(MAX) − TA) / θJA
converter designs, the PCB could radiate excessive noise
where TJ(MAX) is the maximum junction temperature, TA is and contribute to the converter instability with improper
the ambient temperature, and θJA is the junction to ambient layout. Certain points must be considered before starting
thermal resistance. a layout using the RT8223P.
For recommended operating condition specifications of ` Place the filter capacitor close to the IC, within 12mm
the RT8223P, the maximum junction temperature is 125°C (0.5 inch) if possible.
and TA is the ambient temperature. The junction to ambient http://www.DataSheet4U.net/
` Keep current limit setting network as close as possible

thermal resistance, θJA, is layout dependent. For WQFN-
to the IC. Routing of the network should avoid coupling
24L 4x4 packages, the thermal resistance, θJA, is 52°C/
to high voltage switching nodes.
W on a standard JEDEC 51-7 four-layer thermal test board.
The maximum power dissipation at TA = 25°C can be ` Connections from the drivers to the respective gate of
calculated by the following formula : the high side or the low side MOSFET should be as
short as possible to reduce stray inductance. Use
PD(MAX) = (125°C − 25°C) / (52°C/W) = 1.923W for
0.65mm (25mils) or wider trace.
WQFN-24L 4x4 package
` All sensitive analog traces and components such as
The maximum power dissipation depends on the operating
VOUTx, FBx, GND, ENTRIPx, PGOOD, and TONSEL
ambient temperature for fixed T J(MAX) and thermal
should be placed away from high voltage switching
resistance, θJA. For the RT8223P package, the derating
nodes such as PHASEx, LGATEx, UGATEx, or BOOTx
curve in Figure 5 allows the designer to see the effect of
nodes to avoid coupling. Use internal layer(s) as ground
rising ambient temperature on the maximum power
plane(s) and shield the feedback trace from power traces
dissipation.
and components.
` Place the ground terminal of VIN capacitor(s), VOUTx
capacitor(s), and source of low side MOSFETs as close
as possible. The PCB trace defined as PHASEX node,
which connects to source of high side MOSFET, drain
of low side MOSFET and high voltage side of the
inductor, should be as short and wide as possible.

22

RT8223P
Outline Dimension
D2 SEE DETAIL A
D
L
1
E E2
1 1
e b 2 2
A
A3 DETAIL A
A1 Pin #1 ID and Tie Bar Mark Options
Note : The configuration of the Pin #1 identifier is optional,

but must be located within the zone indicated.
Dimensions In Millimeters Dimensions In Inches

Symbol
Min Max Min Max
A 0.700 0.800 0.028 0.031
A1 0.000 0.050 http://www.DataSheet4U.net/
0.000 0.002
A3 0.175 0.250 0.007 0.010
b 0.180 0.300 0.007 0.012
D 3.950 4.050 0.156 0.159
D2 2.300 2.750 0.091 0.108
E 3.950 4.050 0.156 0.159
E2 2.300 2.750 0.091 0.108
e 0.500 0.020
L 0.350 0.450 0.014 0.018
W-Type 24L QFN 4x4 Package
Richtek Technology Corporation Richtek Technology Corporation

Headquarter Taipei Office (Marketing)
5F, No. 20, Taiyuen Street, Chupei City 5F, No. 95, Minchiuan Road, Hsintien City
Hsinchu, Taiwan, R.O.C. Taipei County, Taiwan, R.O.C.
Tel: (8863)5526789 Fax: (8863)5526611 Tel: (8862)86672399 Fax: (8862)86672377
Email: [email protected]
Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit
design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be
guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.

23

RT8223P

Uploaded by

Copyright:

Available Formats

RT8223P

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

RT8223P

Uploaded by

Copyright:

Available Formats

RT8223P

High Efficiency, Main Power Supply Controller

RT8223P is available in a WQFN-24L 4x4 package.

Ordering Information Pin Configurations

Lead Plating System

DS8223P-01 June 2011 www.richtek.com

datasheet pdf - http://www.DataSheet4U.net/

Functional Pin Description

datasheet pdf - http://www.DataSheet4U.net/

Boost Flying Capacitor Connection for SMPS1. Connect to an external capacitor

DS8223P-01 June 2011 www.richtek.com

datasheet pdf - http://www.DataSheet4U.net/

SW3 Threshold GND

VREG5 REF VREG3

www.richtek.com DS8223P-01 June 2011

datasheet pdf - http://www.DataSheet4U.net/

DC ---------------------------------------------------------------------------------------------------------------- −0.3V to (VREG5 + 0.3V)

DC ---------------------------------------------------------------------------------------------------------------- −0.3V to (VREG5 + 0.3V)

WQFN-24L 4x4 ------------------------------------------------------------------------------------------------ 1.923W

WQFN-24L 4x4, θJA ------------------------------------------------------------------------------------------ 52°C/W

HBM (Human Body Mode) ---------------------------------------------------------------------------------- 2kV

Recommended Operating Conditions (Note 4)

DS8223P-01 June 2011 www.richtek.com

datasheet pdf - http://www.DataSheet4U.net/

Parameter Symbol Test Conditions Min Typ Max Unit

VOUT1 = 5.05V (400kHz) 895 1052 1209

datasheet pdf - http://www.DataSheet4U.net/

VREG5 Switch-over VOUT1 Rising Edge 4.6 4.75 4.9

datasheet pdf - http://www.DataSheet4U.net/

ENC Threshold Logic-High VIH_ENC 2 -- --

VOUT1 / VOUT2 = 200kHz/250kHz -- -- 0.8

www.richtek.com DS8223P-01 June 2011

datasheet pdf - http://www.DataSheet4U.net/

DS8223P-01 June 2011 www.richtek.com

datasheet pdf - http://www.DataSheet4U.net/

60 Ultrasonic Mode 60 Ultrasonic Mode

www.richtek.com DS8223P-01 June 2011

datasheet pdf - http://www.DataSheet4U.net/

Switching Frequency (kHz) 1

Switching Frequency (kHz)1

DS8223P-01 June 2011 www.richtek.com

datasheet pdf - http://www.DataSheet4U.net/

Output Voltage (V) 1

Output Voltage (V) 1

2.0064 PWM Mode

2.0008 TONSEL = GND, EN = FLOATING,

www.richtek.com DS8223P-01 June 2011

datasheet pdf - http://www.DataSheet4U.net/

Shutdown Input Current (µA)1

Reference Voltage vs. Temperature VREG5, VREG3 and REF Start Up

Power On From ENC Power Off From ENC

Time (1ms/Div) Time (4ms/Div)

DS8223P-01 June 2011 www.richtek.com

datasheet pdf - http://www.DataSheet4U.net/

Power On from ENTRIP1 Power Off from ENTRIP1

VIN = 12V, TONSEL = GND,

Time (1ms/Div) Time (2ms/Div)

Power On from ENTRIP2 Power Off from ENTRIP2

VIN = 12V, TONSEL = GND,

Time (1ms/Div) Time (2ms/Div)