STD10P6F6, STF10P6F6, STP10P6F6, Stu10p6f6
STD10P6F6, STF10P6F6, STP10P6F6, Stu10p6f6
STD10P6F6, STF10P6F6, STP10P6F6, Stu10p6f6
STP10P6F6, STU10P6F6
P-channel -60 V, 0.13 Ω typ., -10 A STripFET™ F6
Power MOSFETs in DPAK, TO-220FP, TO-220 and IPAK packages
Datasheet − production data
Features
TAB
Order codes VDS RDS(on) max ID
3
1
STD10P6F6
3 STF10P6F6
DPAK 1
2 -60 V 0.16 Ω -10 A
TO-220FP STP10P6F6
TAB STU10P6F6
TAB
• Very low on-resistance
2
3 • Very low gate charge
3 1
1
2
IPAK • High avalanche ruggedness
TO-220
• Low gate drive power loss
Description
These devices are P-channel Power MOSFETs
developed using the STripFET™ F6 technology,
with a new trench gate structure. The resulting
Power MOSFETs exhibit very low RDS(on) in all
packages.
AM11258v1
Contents
1 Electrical ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2.1 Electrical characteristics (curves) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
4 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
4.1 DPAK package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
4.2 DPAK packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
4.3 TO-220FP package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
4.4 TO-220 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.5 IPAK package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
5 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
1 Electrical ratings
2 Electrical characteristics
Table 4. Static
Symbol Parameter Test conditions Min. Typ. Max. Unit
Drain-source breakdown
V(BR)DSS ID = -250 µA, VGS= 0 V -60 V
Voltage
Table 5. Dynamic
Symbol Parameter Test conditions Min. Typ. Max. Unit
Figure 2. Safe operating area for DPAK, TO-220 Figure 3. Thermal impedance DPAK, TO-220
and IPAK and IPAK
AM15408v1 GIPG180420141107SA
ID K
(A) δ=0.5
10 0.2
100µs
0.1
ea
is 1ms 0.05
a r (on) 10 -1
1 is DS
th R
in a x 10ms
ion y m 0.02 pcb
at
p er d b
O ite
Tj= 175°C 0.01
Lim
0.1 Tc=25°C Single pulse
Single
pulse
0.01 10 -2
0.1 1 10 VDS(V) 10 -5 10 -4 10 -3 10 -2 10 -1 tp(s)
Figure 4. Safe operating area for TO-220FP Figure 5. Thermal impedance for TO-220FP
AM15492v1 AM15493v1
ID K
(A)
δ=0.5
10 is 100µs
ea )
ar S(on
is
th RD 10 -1
in x 0.05
o n ma 1ms
ti y
e ra d b
p e
O mit
1 Li Tj= 175°C 10ms 0.02
Tc=25°C Single pulse
Single 0.01
pulse
0.1 10 -2
0.1 1 10 VDS(V) 10 -5 10 -4 10 -3 10 -2 10 -1 tp(s)
25 25 VDS= 9 V
20 VGS= 6 V
20
15 15
VGS= 5 V
10 10
5 VGS= 4 V 5
0 0
0 5 10 VDS(V) 2 3 4 5 6 7 8 9 10 VGS(V)
8
160
6
140
4
120
2
0 100
0 2 4 6 Qg(nC) 1 2 3 4 5 6 7 8 9 ID(A)
250
1.05
200
150 1
100
0.95
50 Coss
0 Crss 0.90
0 10 20 30 40 50 VDS(V) -55 -30 -5 20 45 70 95 120 TJ(°C)
Figure 12. Normalized gate threshold voltage vs Figure 13. Normalized on-resistance vs
temperature temperature
VGS(th) AM15344v1 AM15350v1
RDS(on)
(norm) (norm)
2
1.10 VGS=10V
1.8
ID=250 µA
1 1.6
1.4
0.90
1.2
0.80 1
0.8
0.70
0.6
0.60 0.4
-55 -30 -5 20 45 70 95 120 TJ(°C) -55 -30 -5 20 45 70 95 120 TJ(°C)
0.95 TJ=25°C
0.85
0.75 TJ=175°C
0.65
0.55
2 4 6 8 ISD(A)
3 Test circuits
Figure 15. Switching times test circuit for Figure 16. Gate charge test circuit
resistive load
AM11255v1 AM11256v1
AM11257v1
4 Package information
BBW\SHB&
)3B4
10 pitches cumulative
tolerance on tape +/- 0.2 mm
Top cover P0 D P2
T tape
E
F
K0 W
B1 B0
Bending radius
User direction of feed
AM08852v1
40mm min.
Access hole
At sl ot location
A N
AM08851v2
mm mm
Dim. Dim.
Min. Max. Min. Max.
A0 6.8 7 A 330
B0 10.4 10.6 B 1.5
B1 12.1 C 12.8 13.2
D 1.5 1.6 D 20.2
D1 1.5 G 16.4 18.4
E 1.65 1.85 N 50
F 7.4 7.6 T 22.4
K0 2.55 2.75
P0 3.9 4.1 Base qty. 2500
P1 7.9 8.1 Bulk qty. 2500
P2 1.9 2.1
R 40
T 0.25 0.35
W 15.7 16.3
7012510_Rev_K_B
A 4.4 4.6
B 2.5 2.7
D 2.5 2.75
E 0.45 0.7
F 0.75 1
F1 1.15 1.70
F2 1.15 1.70
G 4.95 5.2
G1 2.4 2.7
H 10 10.4
L2 16
L3 28.6 30.6
L4 9.8 10.6
L5 2.9 3.6
L6 15.9 16.4
L7 9 9.3
Dia 3 3.2
BW\SH$B5HYB7
A 4.40 4.60
b 0.61 0.88
b1 1.14 1.70
c 0.48 0.70
D 15.25 15.75
D1 1.27
E 10 10.40
e 2.40 2.70
e1 4.95 5.15
F 1.23 1.32
H1 6.20 6.60
J1 2.40 2.72
L 13 14
L1 3.50 3.93
L20 16.40
L30 28.90
∅P 3.75 3.85
Q 2.65 2.95
0068771_L
A 2.20 2.40
A1 0.90 1.10
b 0.64 0.90
b2 0.95
b4 5.20 5.40
B5 0.30
c 0.45 0.60
c2 0.48 0.60
D 6.00 6.20
E 6.40 6.60
e 2.28
e1 4.40 4.60
H 16.10
L 9.00 9.40
L1 0.80 1.20
L2 0.80 1.00
V1 10°
7\SH&5HY/
5 Revision history
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on
ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or
the design of Purchasers’ products.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.