D D D D D D D D D D D D D: Features Applications

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

FEATURES APPLICATIONS
D Programmable Slope Compensation D High-Efficiency Switch-Mode Power Supplies
D Internal Soft-Start on the UCC38083/4 D Telecom dc-to-dc Converters
D Cycle-by-Cycle Current Limiting D Point-of-Load or Point-of-Use Power Modules
D Low Start-Up Current of 120 µA and 1.5 mA D Low-Cost Push-Pull and Half-Bridge
Typical Run Current Applications
D Single External Component Oscillator
DESCRIPTION
Programmable from 50 kHz to 1 MHz
D High-Current Totem-Pole Dual Output Stage The UCC38083/4/5/6 is a family of BiCMOS pulse width
Drives Push-Pull Configuration with 1-A Sink modulation (PWM) controllers for dc-to-dc or off-line
and 0.5-A Source Capability fixed-frequency current-mode switching power
supplies. The dual output stages are configured for the
D Current Sense Discharge Transistor to push-pull topology. Both outputs switch at half the
Improve Dynamic Response oscillator frequency using a toggle flip-flop. The dead
D Internally Trimmed Bandgap Reference time between the two outputs is typically 110 ns, limiting
each output’s duty cycle to less than 50%.
D Undervoltage Lockout with Hysteresis
The new UCC3808x family is based on the UCC3808A
architecture. The major differences include the addition
BASIC APPLICATION of a programmable slope compensation ramp to the CS
signal and the removal of the error amplifier. The current
flowing out of the ISET pin through an external resistor
V IN
is monitored internally to set the magnitude of the slope
POWER V OUT compensation function. This device also includes an
TRANSFORMER
internal discharge transistor from the CS pin to ground,
which is activated at each clock cycle after the pulse is
terminated. This discharges any filter capacitance on
VDD the CS pin during each cycle and helps minimize filter
UCC3808x
capacitor values and current sense delay.
CTRL OUTA
The UCC38083 and the UCC38084 devices have a
typical soft-start interval time of 3.5 ms while the
RT OUTB UCC38085 and the UCC38086 has less than 100 µs for
RF applications where internal soft-start is not desired.
ISET CS
The UCC38083 and the UCC38085 devices have the
GND
RT turn-on/off thresholds of 12.5 V / 8.3 V, while the
R SET
CF
RS UCC38084 and the UCC38086 has the turn-on/off
thresholds of 4.3 V / 4.1 V. Each device is offered in 8-pin
TSSOP (PW), 8-pin SOIC (D) and 8-pin PDIP (P)
FEEDBACK packages.
UDG−01080
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.
!"#$ % &'!!($ #% )'*+&#$ ,#$(- Copyright  2002−2009, Texas Instruments Incorporated
!,'&$% &!" $ %)(&&#$% )(! $.( $(!"% (/#% %$!'"($%
%$#,#!, 0#!!#$1- !,'&$ )!&(%%2 ,(% $ (&(%%#!+1 &+',(
$(%$2 #++ )#!#"($(!%-
www.ti.com 1

ORDERING INFORMATION
THERMAL RESISTANCE TABLE

PACKAGE θjc(°C/W) θja(°C/W)
SOIC−8 (D) 42 84 to 160(1)
PDIP−8 (P) 50 110(1)
TSSOP−8 (PW) 32(2) 232 to 257(2)
NOTES: (1) Specified θja (junction to ambient) is for devices mounted to 5-inch2 FR4 PC board
with one ounce copper where noted. When resistance range is given, lower values
are for 5 inch2 aluminum PC board. Test PWB was 0.062 inch thick and typically
used 0.635-mm trace widths for power packages and 1.3-mm trace widths for
non-power packages with a 100-mil x 100-mil probe land area at the end of each
trace.
(2). Modeled data. If value range given for θja, lower value is for 3x3 inch. 1 oz internal
copper ground plane, higher value is for 1x1-inch. ground plane. All model data
assumes only one trace for each non-fused lead.
AVAILABLE OPTIONS
INTERNAL UVLO PACKAGES
TA
SOFT START ON OFF SOIC-8 (D) PDIP-8 (P) TSSOP-8 (PW)
12.5 V 8.3 V UCC28083D UCC28083P UCC28083PW
3.5 ms
−40°C to 85°C
75 µs
3.5 ms
0°C to 70°C
75 µs
† The D and PW packages are available taped and reeled. Add R suffix to device type, e.g. UCC28083DR (2500 devices
per reel) or UCC38083PWR (2000 devices per reel).
D OR P PACKAGE PW PACKAGE
(TOP VIEW) (TOP VIEW)
OUTA 1 8 OUTB
CTRL 1 8 VDD
VDD 2 7 GND
ISET 2 7 OUTA
CTRL 3 6 RT
CS 3 6 OUTB
ISET 4 5 CS
RT 4 5 GND
2 www.ti.com

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Supply voltage, VDD (IDD < 10 mA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 V
Supply current, IDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
Sink current (peak): OUTA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0 A
OUTB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0 A
Source current (peak): OUTA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 A
OUTB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 A
Analog inputs: CTRL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to VDD +0.3 V
CS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to VDD +0.3 V, not to exceed 6 V
RSET (minimum) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >5 kΩ
RT (−100 µA < IRT < 100 µA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 2.0 V
Power dissipation at TA = 25°C (P package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 W
Power dissipation at TA = 25°C (D package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 650 mW
Power dissipation at TA = 25°C (PW package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400 mW
Junction operating temperature, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −55°C to 150°C
Storage temperature, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
Lead temperature (soldering 10 seconds) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND.
Currents are positive into, and negative out of the specified terminal.
electrical characteristics over recommended operating virtual junction temperature range,

VDD = 10 V (See Note 1),1-µF capacitor from VDD to GND, RT = 165 kΩ, RF = 1 kΩ, CF = 220 pF,
RSET = 50 kΩ, TA = −40°C to 85°C for UCC2808x, TA = 0°C to 70°C for UCC3808x, TA = TJ
(unless otherwise noted)
overall
PARAMETER TEST CONDITIONS MIN TYP MAX UNITS
Start-up current VDD < UVLO start threshold voltage 120 200 µA
Supply current CTRL = 0 V, CS = 0 V, 1.5 2.5 mA
See Note 1
undervoltage lockout
UCC38083/5 See Note 1 11.5 12.5 13.5
Start threshold voltage
UCC38084/6 4.1 4.3 4.5
Minimum operating voltage UCC38083/5 7.6 8.3 9.0

V
after start UCC38084/6 3.9 4.1 4.3
UCC38083/5 3.5 4.2 5.1
Hysteresis voltage
UCC38084/6 0.1 0.2 0.3
oscillator
Frequency 2 x f(OUTA) 180 200 220 kHz
Voltage amplitude See Note 2 1.4 1.5 1.6 V
Oscillator fall time (dead time) 110 220 ns
RT pin voltage 1.2 1.5 1.6 V
www.ti.com 3

electrical characteristics over recommended operating virtual junction temperature range,

VDD = 10 V (See Note 1),1-µF capacitor from VDD to GND, RT = 165 kΩ, RF = 1 kΩ, CF = 220 pF,
RSET = 50 kΩ, TA = −40°C to 85°C for UCC2808x, TA = 0°C to 70°C for UCC3808x, TA = TJ
(unless otherwise noted)
current sense
Gain See Note 3 1.9 2.2 2.5 V/V
Maximum input signal voltage CTRL = 5 V, See Note 4 0.47 0.52 0.57 V
CS to output delay time CTRL = 3.5 V, 0 mV ≤ CS ≤ 600 mV 100 200 ns
Source current −200 nA
CS = 0.5 V, RT = 2.0 V,
Sink current 3 7 12 mA
See Note 5
Overcurrent threshold voltage 0.70 0.75 0.80 V
CS = 0 V, 25°C 0.55 0.70 0.90 V
CTRL to CS offset voltage
CS = 0 V 0.37 0.70 1.10 V
pulse width modulation

Maximum duty cycle Measured at OUTA or OUTB, See Note 7 48% 49% 50%
Minimum duty cycle CTRL = 0 V 0%
output
Low-level output voltage (OUTA or OUTB) IOUT = 100 mA 0.5 1.0
V
High-level output voltage (OUTA or OUTB) IOUT = −50 mA, (VDD − VOUT), See Note 6 0.5 1.0
Rise time CLOAD = 1 nF 25 60
ns
Fall time CLOAD = 1 nF 25 60
soft-start
OUTA/OUTB soft-start interval time, CTRL = 1.8 V, CS = 0 V,
1.3 3.5 8.5 ms
UCC38083/4 Duty cycle from 0 to full, See Note 8
OUTA/OUTB soft-start interval time, CTRL = 1.8 V, CS = 0 V,
30 75 110 µs
UCC38085/6 Duty cycle from 0 to full, See Note 8
slope compensation
IRAMP, peak ISET, peak = 30 µA, Full duty cycle 125 150 175 µA
NOTE 1: For UCCx8083/5, set VDD above the start threshold before setting to 10 V.
NOTE 2: Measured at ISET pin.
DV CTRL
NOTE 3: Gain is defined by A + , 0 ≤ VCS ≤ 0.4 V.
DV CS
NOTE 4: Measured at trip point of latch with CS ramped from 0.4 V to 0.6 V.
NOTE 5: This internal current sink on the CS pin is designed to discharge and external filter capacitor. It is not intended to be a dc sink path.
NOTE 6: Not 100% production tested. Ensured by design and also by the rise time test.
NOTE 7: For devices in PW package, parameter tested at wafer probe.
NOTE 8: Ensured by design.
4 www.ti.com

functional block diagram
Soft Start and Fault Latch Bias/UVLO
CTRL 1 S Q VREF
Iss
0.5V
Slope Circuit ISLOPE R 8
Vdd−1
VDD
S Q +
CT
R
Css
I SLOPE =
ISET 2 5 x I SET
CS Circuitry PWM Comparator/Latch Output Driver

0.75V
7
80 kΩ OUTA
S Q
Q
60 kΩ T
0.5V R
0.3 V Q
CS 3
6
OUTB
Oscillator
1.5V S Q
1.5V I CT
R
RT 4 5
0.2V
CT
GND
UDG−01081
Terminal Functions
TERMINAL
NAME PACKAGE I/O DESCRIPTION
D OR P
CS 3 I The current-sense input to the PWM comparator, the cycle-by-cycle peak current comparator, and the
overcurrent comparator. The overcurrent comparator is only intended for fault sensing. Exceeding the
overcurrent threshold causes a soft-start cycle. An internal MOSFET discharges the current-sense filter
capacitor to improve dynamic performance of the power converter.
CTRL 1 I Error voltage input to PWM comparator.
GND 5 − Reference ground and power ground for all functions. Due to high currents, and high-frequency operation
of the IC, a low-impedance circuit board ground plane is highly recommended.
ISET 2 I Current selection for slope compensation.
OUTA 7 O
Alternating high-current output stages.
OUTB 6 O
RT 4 I Programs the oscillator.
VDD 8 I Power input connection.
www.ti.com 5

detailed pin descriptions

CTRL: The error voltage is typically generated by a secondary-side error amplifier and transmitted to the
primary-side referenced UCC3808x by means of an opto-coupler. CTRL has an internal divider ratio of 0.45 to
maintain a usable range with the minimum VDD of 4.1 V. The UCC38083/UCC38084 family features a built-in
full-cycle soft start while the UCC38085/6 does not.
For the UCC38083/4, soft-start is implemented as a clamp at the input to the PWM comparator. This causes
the output pulses to start near 0% duty cycle and increase until the clamp exceeds the CTRL voltage.
ISET: Program the slope compensation current ramp by connecting a resistor, RSET, from ISET to ground. The
voltage of the ISET pin tracks the 1.5-V internal oscillator ramp, as shown in Figure 1.
VCS VDD
10 k
I RAMP, peak = 5 x ISET, peak
IRAMP
UCC38083
I RAMP RF 1 CTRL VDD 8
1 k
ISET
2 ISET OUTA 7 1 F
3 CS OUTB 6 OUTA
220 F
4 RT GND 5
RT OUTB
165 k
Figure 1. Full Duty Cycle Output
The compensating current source, ISLOPE, at the CS pin is proportional to the ISET current, according to the
relation:
I +5 I
SLOPE SET (1)
The ramping current due to ISLOPE develops a voltage across the effective filter impedance that is normally
connected from the current sense resistor to the CS input. In order to program a desired compensating slope
with a specific peak compensating ramp voltage at the CS pin, use the RSET value in the following equation:
RSET + V
OSC(peak)
ǒRAMP VOLTAGE
5 RF
HEIGHT
Ǔ (2)
Where V + 1.5 V
OSC(peak)
Notice that the PWM Latch drives an internal MOSFET that will discharge an external filtering capacitor on the
CS pin. Thus, ISLOPE will appear to terminate when the PWM comparator or the cycle-by-cycle current limit
comparator sets the PWM latch. The actual compensating slope is not affected by premature termination of the
switching cycle.
6 www.ti.com

detailed pin descriptions (continued)

OUTA and OUTB: Alternating high-current output stages. Both stages are capable of driving the gate of a power
MOSFET. Each stage is capable of 500-mA peak-source current, and 1-A peak-sink current.
The output stages switch at half the oscillator frequency, in a push-pull configuration. When the voltage on the
internal oscillator capacitor is rising, one of the two outputs is high, but during fall time, both outputs are off. This
dead time between the two outputs, along with a slower output rise time than fall time, ensures that the two
outputs cannot be on at the same time. This dead time is typically 110 ns.
The high-current output drivers consist of MOSFET output devices, which switch from VDD to GND. Each output
stage also provides a very low impedance to overshoot and undershoot. This means that in many cases,
external Schottky clamp diodes are not required.
RT: The oscillator programming pin. The oscillator features an internal timing capacitor. An external resistor,
RT, sets a current from the RT pin to ground. Due to variations in the internal CT, nominal VRT of 1.5 V can vary
from 1.2 V to 1.6 V
Selecting RT as shown programs the oscillator frequency:
RT +
28.7
1 ǒ 1 * 2.0
10 −12 f OSC
10 −7 Ǔ (3)
where fOSC is in Hz, resistance in Ω. The recommended range of timing resistors is between 25 kΩ and 698 kΩ.
For best performance, keep the timing resistor lead from the RT pin to GND (pin 5) as short as possible.
1.5 V
S Q
1.5 V I I
RT CT
4 OSCILLATOR
0.2 V OUTPUT
CT
R
T
Approximate Frequency + 1
28.7 10 −12 R T ) ǒ2.0 10 −7Ǔ
UDG−01083
Figure 2. Block Diagram for Oscillator
VDD: The power input connection for this device. Although quiescent VDD current is very low, total supply
current may be higher, depending on OUTA and OUTB current, and the programmed oscillator frequency. Total
VDD current is the sum of quiescent VDD current and the average OUT current. Knowing the operating
frequency and the MOSFET gate charge (QG), average OUT current can be calculated from:
I +Q f OSC
OUT G (4)
where f is the oscillator frequency.
To prevent noise problems, bypass VDD to GND with a ceramic capacitor as close to the chip as possible along
with an electrolytic capacitor. A 1-µF decoupling capacitor is recommended.
www.ti.com 7

APPLICATION INFORMATION
The following application circuit shows an isolated 12-VIN to 2.5 VOUT push-pull converter with scalable output
power (20 W to 200 W). Note that the pinout shown is for SOIC-8 and PDIP-8 packages.
typical application
V O= 2.2 V TO 3.3 V
ADJUSTABLE
VIN = 12 V
+/−20%V
SR
DRIVE
1 µF
8
4.7Ω VDD
7 OUTA RT 4
UCC3808x
4.7Ω
6 OUTB 6
RF 1 kΩ CTRL 1 5
3 CS 1
GND ISET 165
kΩ 2
5 2 4
RS 3
CF TL431
220 pF
RSET
UDG−01084
8 www.ti.com

operational waveforms
Figure 3 illustrates how the voltage ramp is effectively added to the voltage across the current sense element
VCS, to implement slope compensation.
OUTA
OUTB
VRS
ADDED
RAMP
VOLTAGE
VCS, Pin 3
UDG−01085
Figure 3. Typical Slope Compensation Waveforms at 80% Duty Cycle
In Figure 3, OUTA and OUTB are shown at a duty cycle of 80%, with the associated voltage VRS across the
current sense resistor of the primary push-pull power MOSFETs. The current flowing out of CS generates the
ramp voltage across the filter resistor RF that is positioned between the power current sense resistor and the
CS pin. This voltage is effectively added to VRS to provide slope compensation at VCS, pin 3. A capacitor CF
is also recommended to filter the waveform at CS.
www.ti.com 9

layout considerations
To prevent noise problems, bypass VDD to GND with a ceramic capacitor as close to the chip as possible along
with an electrolytic capacitor. A 1-µF decoupling capacitor is recommended.
Use a local ground plane near the small signal pins (CTRL, ISET, CS and RT) of the IC for shielding. Connect
the local ground plane to the GND pin with a single trace. Do not extend the local ground plane under the power
pins (VDD, OUTA, OUTB and GND). Instead, use signal return traces to the GND pin for ground returns on the
side of the integrated circuit with the power pins.
For best performance, keep the timing resistor lead from RT pin (pin 4) to GND (pin 5) as short as possible.
special layout considerations for the TSSOP package

Due to the different pinout and smaller lead pitch of the TSSOP package, special attention must be paid to
minimize noise problems. The pinout is different because the device had to be rotated 90° to fit into the smaller
TSSOP package.
For example, the two output pins are now on opposite sides of the package. The traces should not run under
the package together as they will couple switching noise into analog pins.
Another common problem is when RT and OUTB (pins 6 and 8) are routed together for some distance even
though they are not immediate side by side pins. Because of this, when OUTB rises, a voltage spike of upto
400 mV can couple into the RT. This spike causes the internal charge current into CT to be turned off
momentarily resulting in lower duty cycle. It is also important that note that the RT pin voltage cannot be
stabilized with a capacitor. The RT pin is just a dc voltage to program the internal CT. Instead, keep the OUTB
and RT runs short and far from each other and follow the printed wiring board layout suggestions above to fix
the problem.
reference design
A reference design is discussed in 50-W Push-Pull Converter Reference Design Using the UCC38083, TI
Literature Number SLUU135. This design controls a push-pull synchronous rectified topology with input range
of 18 V to 35 V (24 nominal) and 3.3-V output at 15 A. The schematic is shown in Figure 5 and the board layout
for the reference design is shown in Figure 4. Refer to the document for further details.
Figure 4. Reference Design Layout
10 www.ti.com
+ +
6 1
VCC REG_IN
8 3
REG_OUT GND
7 2
1OUT 1IN
5 4
2OUT 2IN
www.ti.com
Figure 5. Reference Design Schematic

See Note 2
Note 1. C28, R25, and D12 accelerate the control to the secondary side feedback at start-up and prevent output voltage overshoot.
Note 2. Components used for the UCC38085 only.

11

TYPICAL CHARACTERISTICS
OSCILLATOR FREQUENCY OSCILLATOR FREQUENCY

vs vs
TIMING RESISTANCE TEMPERATURE
1200 220
RT = 165 kΩ″
RF= 1 kΩ
215 CF = 220 kΩ
T = 85°C
1000 VDD = 15 V RSET = 50 kΩ
210
800
Frequency − kHz
T = 25°C 205
VDD = 10 V
Frequency − kHz
600 200
195
400
190
200 T = 40°C 185

VDD = 6 V
0 180
10 100 1000 −50 −25 0 25 50 75 100 125

RT − Timing Resistance − kΩ Temperature − °C
Figure 6 Figure 7
IDD IDD
vs vs
OSCILLATOR FREQUENCY, (NO LOAD) OSCILLATOR FREQUENCY, 1 nF LOAD
12 25
VDD = 14 V
10 VDD = 14 V
20
8 VDD = 10 V
15
IDD − mA
IDD − mA
6 VDD = 10 V
10 VDD = 6 V
4
VDD = 6 V
5
2
0 0
10 100 1000 10 100 1000
Frequency − kHz Frequency − kHz
Figure 8 Figure 9
12 www.ti.com

DEAD TIME DEAD TIME

vs vs
TIMING RESISTANCE OVER VDD TEMPERATURE
200 160
RT = 165 kΩ″
180 RF= 1 kΩ
VDD = 6 V* 140 CF = 220 kΩ
T = 85°C RSET = 50 kΩ
160 T = 25°C
120
140 VDD = 6 V*
VDD = 10 V
Dead Time − ns
Dead Time − ns
120 100
100 80
VDD = 14 V
80
60
60 VDD = 14 V
T = −40°C 40
40
20
20
* UCCx8084/6, only
0 0
10 100 1000 −50 −25 0 25 50 75 100 125
RT − Timing Resistance − kΩ Temperature − °C
Figure 10 Figure 11
CONTROL TO CS OFFSET
RAMP HEIGHT
vs
vs
TEMPERATURE
VDD
2.0 0.6
TA = 25°C
(OC Clamped)
1.8
RSET = 10 kΩ
0.5
1.6
VCTRL − Control Voltage − V
1.4 VCS = 0.40 V RSET = 18 kΩ

0.4
VPK(cs) − V
1.2
1.0 0.3
0.8
0.2
0.6
RSET = 50 kΩ
0.4 VCS = 0 V 0.1
0.2 RSET = 100 kΩ
0.0 0
−50 −25 0 25 50 75 100 125 0 5 10 15
Temperature − °C VDD − Volts
Figure 12 Figure 13
www.ti.com 13

RAMP HEIGHT RAMP HEIGHT

vs vs
RT TEMPERATURE
0.7 0.6
TA = 25°C RSET = 10 kΩ (OC Clamped)
0.6
0.5
(OC Clamped)
RSET = 10 kΩ
0.5 RSET = 18 kΩ
0.4
VPK(cs) − V
VPK(cs) − V
0.4
RSET = 18 kΩ
0.3
0.3
0.2 RSET = 50 kΩ
0.2
RSET = 50 kΩ
0.1
0.1
RSET = 100 kΩ RSET = 100 kΩ

0 0.0
10 100 1000 −50 −25 0 25 50 75 100 125
RT − kΩ Temperature − °C
Figure 14 Figure 15
SOFT START SOFT START

vs vs
TEMPERATURE TEMPERATURE
6 100
UCCx8083 AND UCCx8084 UCCx8085 AND UCCx8086
95
5
90
Soft Start Internal − µs
85
Soft Start Internal − ms
4
80
3 75
70
2
65
60
1
55
0 50
−50 −25 0 25 50 75 100 125 −50 −25 0 25 50 75 100 125
Temperature −°C Temperature − °C
Figure 16 Figure 17
14 www.ti.com

CS TO OUTX DELAY TIME

vs
TEMPERATURE
150
140
130
CS Prop Delay − ns 120
110
100
90
80
70
60
50
−50 −25 0 25 50 75 100 125
Temperature − °C
Figure 18
RELATED PRODUCTS
UCC3808, 8-Pin Low Power Current Mode Push-Pull PWM, (SLUS168)

UCC3808A, 8-Pin Low-Power Current-Mode Push-Pull PWM, (SLUS456)
UCC3806, Low Power, Dual Output, Current Mode PWM Controller, (SLUS272)
Table 1. 8-Pin Push-Pull PWM Controller Family Feature Comparison

Programmable
CS Error Internal
Part Number UVLO On UVLO Off Slope
Discharge FET Amplifier Softstart
Compensation
UCC38083 12.5 V 8.3 V Yes No Yes Yes
UCC38084 4.3 V 4.1 V Yes No Yes Yes
UCC38085 12.5 V 8.3 V Yes No Yes No
UCC38086 4.3 V 4.1 V Yes No Yes No
UCC3808A−1 12.5 V 8.3 V Yes Yes No Yes
UCC3808A−2 4.3 V 4.1 V Yes Yes No Yes
UCC3808−1 12.5 V 8.3 V No Yes No Yes
UCC3808−2 4.3 V 4.1 V No Yes No Yes
www.ti.com 15
PACKAGE OPTION ADDENDUM
www.ti.com 6-Feb-2020
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
UCC28083D ACTIVE SOIC D 8 75 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 28083

& no Sb/Br)
UCC28083DG4 ACTIVE SOIC D 8 75 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 28083
& no Sb/Br)
UCC28083DR ACTIVE SOIC D 8 2500 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 28083
& no Sb/Br)
UCC28083DRG4 ACTIVE SOIC D 8 2500 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 28083
& no Sb/Br)
UCC28083P ACTIVE PDIP P 8 50 Green (RoHS NIPDAU N / A for Pkg Type -40 to 85 UCC28083P
& no Sb/Br)
UCC28083PW ACTIVE TSSOP PW 8 150 Green (RoHS NIPDAU Level-2-260C-1 YEAR -40 to 85 28083
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
UCC28084DRG4 ACTIVE SOIC D 8 2500 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 28084
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
UCC28084PWG4 ACTIVE TSSOP PW 8 150 Green (RoHS NIPDAU Level-2-260C-1 YEAR -40 to 85 28084
& no Sb/Br)
UCC28084PWR ACTIVE TSSOP PW 8 2000 Green (RoHS NIPDAU Level-2-260C-1 YEAR -40 to 85 28084
& no Sb/Br)
UCC28084PWRG4 ACTIVE TSSOP PW 8 2000 Green (RoHS NIPDAU Level-2-260C-1 YEAR -40 to 85 28084
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
Addendum-Page 1
(1) Drawing Qty (2) (6) (3) (4/5)
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
UCC28086PWR ACTIVE TSSOP PW 8 2000 Green (RoHS NIPDAU Level-2-260C-1 YEAR -40 to 85 28086
& no Sb/Br)
UCC38083D ACTIVE SOIC D 8 75 Green (RoHS NIPDAU Level-1-260C-UNLIM 0 to 70 38083
& no Sb/Br)
UCC38083DR ACTIVE SOIC D 8 2500 Green (RoHS NIPDAU Level-1-260C-UNLIM 0 to 70 38083
& no Sb/Br)
UCC38083P ACTIVE PDIP P 8 50 Green (RoHS NIPDAU N / A for Pkg Type 0 to 70 UCC38083P
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
UCC38084DRG4 ACTIVE SOIC D 8 2500 Green (RoHS NIPDAU Level-1-260C-UNLIM 0 to 70 38084
& no Sb/Br)
& no Sb/Br)
UCC38084PW ACTIVE TSSOP PW 8 150 Green (RoHS NIPDAU Level-2-260C-1 YEAR 0 to 70 38084
& no Sb/Br)
UCC38084PWR ACTIVE TSSOP PW 8 2000 Green (RoHS NIPDAU Level-2-260C-1 YEAR 0 to 70 38084
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
Addendum-Page 2
(1) Drawing Qty (2) (6) (3) (4/5)

& no Sb/Br)
& no Sb/Br)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 3
PACKAGE MATERIALS INFORMATION
www.ti.com 3-Aug-2017
TAPE AND REEL INFORMATION
*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
UCC28083DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
UCC28084DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
UCC28084PWR TSSOP PW 8 2000 330.0 12.4 7.0 3.6 1.6 8.0 12.0 Q1
UCC28085DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
UCC28086DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
UCC28086PWR TSSOP PW 8 2000 330.0 12.4 7.0 3.6 1.6 8.0 12.0 Q1
UCC38083DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
UCC38084DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
UCC38084PWR TSSOP PW 8 2000 330.0 12.4 7.0 3.6 1.6 8.0 12.0 Q1
UCC38086DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 3-Aug-2017
*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
UCC28083DR SOIC D 8 2500 340.5 338.1 20.6
UCC28084DR SOIC D 8 2500 340.5 338.1 20.6
UCC28084PWR TSSOP PW 8 2000 367.0 367.0 35.0
UCC28085DR SOIC D 8 2500 340.5 338.1 20.6
UCC28086DR SOIC D 8 2500 340.5 338.1 20.6
UCC28086PWR TSSOP PW 8 2000 367.0 367.0 35.0
UCC38083DR SOIC D 8 2500 340.5 338.1 20.6
UCC38084DR SOIC D 8 2500 340.5 338.1 20.6
UCC38084PWR TSSOP PW 8 2000 367.0 367.0 35.0
UCC38086DR SOIC D 8 2500 340.5 338.1 20.6
Pack Materials-Page 2
PACKAGE OUTLINE
D0008A SCALE 2.800
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
SEATING PLANE
.228-.244 TYP
[5.80-6.19]
.004 [0.1] C
A PIN 1 ID AREA
6X .050
[1.27]
8
1
.189-.197 2X
[4.81-5.00] .150
NOTE 3 [3.81]
4X (0 -15 )
4
5
8X .012-.020
B .150-.157 [0.31-0.51]
.069 MAX
[3.81-3.98] .010 [0.25] C A B [1.75]
NOTE 4
.005-.010 TYP
[0.13-0.25]
4X (0 -15 )
SEE DETAIL A
.010
[0.25]
.004-.010
0 -8 [0.11-0.25]
.016-.050
[0.41-1.27] DETAIL A
(.041) TYPICAL
[1.04]
4214825/C 02/2019
NOTES:
1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
www.ti.com
EXAMPLE BOARD LAYOUT
D0008A SOIC - 1.75 mm max height
8X (.061 )
[1.55]
SYMM SEE
DETAILS
1
8
8X (.024)
[0.6] SYMM
(R.002 ) TYP
[0.05]
5
4
6X (.050 )
[1.27]
(.213)
[5.4]
LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE:8X
SOLDER MASK SOLDER MASK

METAL METAL UNDER
OPENING OPENING SOLDER MASK
EXPOSED
METAL EXPOSED
METAL
.0028 MAX .0028 MIN
[0.07] [0.07]
ALL AROUND ALL AROUND
NON SOLDER MASK SOLDER MASK

DEFINED DEFINED
SOLDER MASK DETAILS
4214825/C 02/2019
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
D0008A SOIC - 1.75 mm max height
8X (.061 )
[1.55] SYMM
1
8
8X (.024)
[0.6] SYMM
(R.002 ) TYP
5 [0.05]
4
6X (.050 )
[1.27]
(.213)
[5.4]
SOLDER PASTE EXAMPLE

BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X
4214825/C 02/2019
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
PACKAGE OUTLINE
PW0008A SCALE 2.800
TSSOP - 1.2 mm max height
SMALL OUTLINE PACKAGE
C
6.6 SEATING PLANE
TYP
6.2
A PIN 1 ID 0.1 C
AREA
6X 0.65
8
1
3.1 2X
2.9
NOTE 3 1.95
4
5
0.30
8X
0.19
4.5 1.2 MAX
B 0.1 C A B
4.3
NOTE 4
(0.15) TYP
SEE DETAIL A
0.25
GAGE PLANE
0.75 0.15
0 -8 0.05
0.50
DETAIL A
TYPICAL
4221848/A 02/2015
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.
www.ti.com
EXAMPLE BOARD LAYOUT
PW0008A TSSOP - 1.2 mm max height
8X (1.5)
8X (0.45) SYMM
(R0.05)
1 TYP
8
SYMM
6X (0.65)
5
4
(5.8)
LAND PATTERN EXAMPLE

SCALE:10X
SOLDER MASK METAL UNDER SOLDER MASK

METAL OPENING
OPENING SOLDER MASK
0.05 MAX 0.05 MIN

ALL AROUND ALL AROUND
NON SOLDER MASK SOLDER MASK

DEFINED DEFINED
SOLDER MASK DETAILS

NOT TO SCALE
4221848/A 02/2015
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
PW0008A TSSOP - 1.2 mm max height
8X (1.5)
SYMM (R0.05) TYP
8X (0.45)
1
8
SYMM
6X (0.65)
5
4
(5.8)
SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL
SCALE:10X
4221848/A 02/2015
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated

D D D D D D D D D D D D D: Features Applications

Uploaded by

Copyright:

Available Formats

D D D D D D D D D D D D D: Features Applications

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

D D D D D D D D D D D D D: Features Applications

Uploaded by

Copyright:

Available Formats

  

    

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

      

    

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

THERMAL RESISTANCE TABLE

    

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

electrical characteristics over recommended operating virtual junction temperature range,

Minimum operating voltage UCC38083/5 7.6 8.3 9.0

    

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

electrical characteristics over recommended operating virtual junction temperature range,

pulse width modulation

    

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

functional block diagram

Soft Start and Fault Latch Bias/UVLO

CS Circuitry PWM Comparator/Latch Output Driver

    

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

detailed pin descriptions

Figure 1. Full Duty Cycle Output

    

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

detailed pin descriptions (continued)

Figure 2. Block Diagram for Oscillator

    

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

    

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

Figure 3. Typical Slope Compensation Waveforms at 80% Duty Cycle

    

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

special layout considerations for the TSSOP package

Figure 4. Reference Design Layout

Figure 5. Reference Design Schematic

    

    

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

OSCILLATOR FREQUENCY OSCILLATOR FREQUENCY

200 T = 40°C 185

10 100 1000 −50 −25 0 25 50 75 100 125

    

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

DEAD TIME DEAD TIME

1.4 VCS = 0.40 V RSET = 18 kΩ

    

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

RAMP HEIGHT RAMP HEIGHT

RSET = 100 kΩ RSET = 100 kΩ

SOFT START SOFT START

    

SLUS488E − SEPTEMBER 2002 − REVISED JULY 2009

CS TO OUTX DELAY TIME

CS Prop Delay − ns 120

UCC3808, 8-Pin Low Power Current Mode Push-Pull PWM, (SLUS168)

Table 1. 8-Pin Push-Pull PWM Controller Family Feature Comparison