Strong Fet Irfr7440Pbf Irfu7440Pbf: V 40V R Typ. 1.9Mω Max. 2.4M I 180A I 90A
Strong Fet Irfr7440Pbf Irfu7440Pbf: V 40V R Typ. 1.9Mω Max. 2.4M I 180A I 90A
Strong Fet Irfr7440Pbf Irfu7440Pbf: V 40V R Typ. 1.9Mω Max. 2.4M I 180A I 90A
IRFR7440PbF
IRFU7440PbF
HEXFET® Power MOSFET
Applications
l Brushed Motor drive applications
D VDSS 40V
l BLDC Motor drive applications RDS(on) typ. 1.9mΩ
l PWM Inverterized topologies max. 2.4mΩ
l Battery powered circuits
l Half-bridge and full-bridge topologies
G
ID (Silicon Limited) 180A c
l Electronic ballast applications S ID (Package Limited) 90A
l Synchronous rectifier applications
l Resonant mode power supplies D
D
l OR-ing and redundant power switches
l DC/DC and AC/DC converters
S S
G D
G
Benefits
D-Pak I-Pak
l Improved Gate, Avalanche and Dynamic dV/dt
IRFR7440PbF IRFU7440PbF
Ruggedness
l Fully Characterized Capacitance and Avalanche
SOA G D S
l Enhanced body diode dv/dt and dI/dt Capability Gate Drain Source
l Lead-Free
l RoHS Compliant containing no Lead, no Bromide,
and no Halogen
Standard Pack
Base Part Number Package Type Orderable Part Number
Form Quantity
Tube/Bulk 75 IRFR7440PbF
IRFR7440PbF D-PAK
Tape and Reel 2000 IRFR7440TRPbF
IRFU7440PbF I-PAK Tube/Bulk 75 IRFU7440PbF
180
( Ω)
8
RDS (on), Drain-to -Source On Resistance m
140
6
ID, Drain Current (A)
120
100
4
80
TJ = 125°C
60
2 40
TJ = 25°C 20
0 0
4 8 12 16 20 25 50 75 100 125 150 175
Fig 1. Typical On-Resistance vs. Gate Voltage Fig 2. Maximum Drain Current vs. Case Temperature
Avalanche Characteristics
EAS (Thermally limited) Single Pulse Avalanche Energy e 160 mJ
EAS (Thermally limited) Single Pulse Avalanche Energy l 376
IAR Avalanche Current d See Fig 15,16, 23a, 23b
A
EAR Repetitive Avalanche Energy d mJ
Thermal Resistance
Symbol Parameter Typ. Max. Units
RθJC Junction-to-Case k ––– 1.05
RθJA Junction-to-Ambient (PCB Mount) j ––– 50 °C/W
Notes:
Calculated continuous current based on maximum allowable junction
Pulse width ≤ 400μs; duty cycle ≤ 2%.
temperature. Bond wire current limit is 90A. Note that current
Coss eff. (TR) is a fixed capacitance that gives the same charging time
limitations arising from heating of the device leads may occur with
as Coss while VDS is rising from 0 to 80% VDSS.
some lead mounting arrangements. (Refer to AN-1140)
Coss eff. (ER) is a fixed capacitance that gives the same energy as
Repetitive rating; pulse width limited by max. junction temperature.
Coss while VDS is rising from 0 to 80% VDSS.
Limited by TJmax, starting TJ = 25°C, L = 0.04mH When mounted on 1" square PCB (FR-4 or G-10 Material). For recom
RG = 50Ω, IAS = 90A, VGS =10V. mended footprint and soldering techniques refer to application note #AN-994.
ISD ≤ 100A, di/dt ≤ 1306A/μs, VDD ≤ V(BR)DSS, TJ ≤ 175°C. Rθ is measured at TJ approximately 90°C.
Limited by TJmax starting TJ = 25°C, L= 1mH, RG = 50Ω, IAS = 27A, VGS =10V.
VSD Diode Forward Voltage ––– 0.9 1.3 V TJ = 25°C, IS = 90A, VGS = 0V
trr Reverse Recovery Time ––– 34 ––– ns TJ = 25°C VR = 34V,
––– 35 ––– TJ = 125°C IF = 90A
Q rr Reverse Recovery Charge ––– 33 ––– nC TJ = 25°C di/dt = 100A/μs g
––– 34 ––– TJ = 125°C
IRRM Reverse Recovery Current ––– 1.8 ––– A TJ = 25°C
10V
10
4.3V
10
1
4.3V
≤ 60μs PULSE WIDTH ≤ 60μs PULSE WIDTH
Tj = 25°C Tj = 175°C
0.1 1
0.1 1 10 100 0.1 1 10 100
VGS = 10V
100
TJ = 175°C 1.5
(Normalized)
10
TJ = 25°C
1.0
1
VDS = 10V
≤ 60μs PULSE WIDTH
0.1
0.5
2.0 3.0 4.0 5.0 6.0 7.0 8.0
-60 -40 -20 0 20 40 60 80 100 120 140 160 180
VGS, Gate-to-Source Voltage (V)
TJ , Junction Temperature (°C)
100000 16
VGS = 0V, f = 1 MHZ
ID= 90A
Ciss = Cgs + Cgd, Cds SHORTED
VGS, Gate-to-Source Voltage (V)
10000
Ciss
8
1000 Coss
4
Crss
0
100
0 20 40 60 80 100 120
1 10 100
QG Total Gate Charge (nC)
VDS , Drain-to-Source Voltage (V)
Fig 7. Typical Capacitance vs. Drain-to-Source Voltage Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage
1000 1000
100μsec
100
TJ = 175°C 100
1msec
Limited by Package
TJ = 25°C
10 10
OPERATION IN THIS AREA
LIMITED BY R (on) 10msec
DS
1 1
Tc = 25°C DC
Tj = 175°C
VGS = 0V Single Pulse
0.1 0.1
0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 0.1 1 10
Fig 9. Typical Source-Drain Diode Fig 10. Maximum Safe Operating Area
Forward Voltage
V(BR)DSS, Drain-to-Source Breakdown Voltage (V)
49 0.7
Id = 1.0mA
48
0.6
47
0.5
46
Energy (μJ)
0.4
45
44 0.3
43
0.2
42
0.1
41
40 0.0
0 10 20 30 40
-60 -40 -20 0 20 40 60 80 100120140160180
TJ , Temperature ( °C ) VDS, Drain-to-Source Voltage (V)
Fig 11. Drain-to-Source Breakdown Voltage Fig 12. Typical COSS Stored Energy
10.0
( Ω)
RDS(on), Drain-to -Source On Resistance m
VGS = 5.5V
8.0
VGS = 6.0V
VGS = 7.0V
6.0 VGS = 8.0V
VGS =10V
4.0
2.0
0.0
0 20 40 60 80 100 120 140 160 180 200
ID, Drain Current (A)
1000
Allowed avalanche Current vs avalanche
pulsewidth, tav, assuming ΔTj = 150°C and
Tstart =25°C (Single Pulse)
100
Avalanche Current (A)
10
0.1
1.0E-06 1.0E-05 1.0E-04 1.0E-03 1.0E-02 1.0E-01
tav (sec)
Fig 15. Typical Avalanche Current vs.Pulsewidth
4.5 8
IF = 54A
VGS(th) Gate threshold Voltage (V)
4.0 VR = 34V
6 TJ = 25°C
TJ = 125°C
3.5
IRRM (A)
3.0 ID = 100μA 4
ID = 250μA
2.5 ID = 1.0mA
ID = 1.0A 2
2.0
1.5 0
-75 -50 -25 0 25 50 75 100 125 150 175 0 200 400 600 800 1000
TJ , Temperature ( °C ) diF /dt (A/μs)
Fig 17. Threshold Voltage vs. Temperature Fig. 18 - Typical Recovery Current vs. dif/dt
8 120
IF = 90A IF = 54A
VR = 34V 100 VR = 34V
TJ = 25°C TJ = 25°C
6
TJ = 125°C TJ = 125°C
80
QRR (nC)
IRRM (A)
4 60
40
2
20
0 0
0 200 400 600 800 1000 0 200 400 600 800 1000
diF /dt (A/μs) diF /dt (A/μs)
Fig. 19 - Typical Recovery Current vs. dif/dt Fig. 20 - Typical Stored Charge vs. dif/dt
100
IF = 90A
VR = 34V
80
TJ = 25°C
TJ = 125°C
60
QRR (nC)
40
20
0
0 200 400 600 800 1000
diF /dt (A/μs)
Fig. 21 - Typical Stored Charge vs. dif/dt
VGS=10V *
Circuit Layout Considerations
• Low Stray Inductance
• Ground Plane
- • Low Leakage Inductance
D.U.T. ISD Waveform
Current Transformer
+
Reverse
Recovery Body Diode Forward
-
+ Current Current
- di/dt
D.U.T. VDS Waveform
Diode Recovery
dv/dt
VDD
Ripple ≤ 5% ISD
Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel
HEXFET® Power MOSFETs
V(BR)DSS
15V
tp
L DRIVER
VDS
RG D.U.T +
V
- DD
IAS A
20V
VGS
tp 0.01Ω
I AS
Fig 23a. Unclamped Inductive Test Circuit Fig 23b. Unclamped Inductive Waveforms
RD
VDS VDS
VGS
90%
D.U.T.
RG
+
- VDD
V10V
GS 10%
Pulse Width ≤ 1 µs VGS
Duty Factor ≤ 0.1 %
td(on) tr t d(off) tf
Fig 24a. Switching Time Test Circuit Fig 24b. Switching Time Waveforms
Current Regulator Id
Same Type as D.U.T. Vds
Vgs
50KΩ
12V .2μF
.3μF
+
V
D.U.T. - DS
Vgs(th)
VGS
3mA
IG ID
Current Sampling Resistors Qgs1 Qgs2 Qgd Qgodr
Fig 25a. Gate Charge Test Circuit Fig 25b. Gate Charge Waveform
8 www.irf.com © 2015 International Rectifier Submit Datasheet Feedback January 6, 2015
IRFR7440PbF/IRFU7440PbF
INTERNATIONAL INTERNATIONAL
RECTIFIER LOGO PART NUMBER RECTIFIER LOGO PART NUMBER
IRFR7440 IRFR7440
ASSEMBLY
PYWW?
OR ASSEMBLY
YWWP
DATE CODE DATE CODE
LOT CODE LOT CODE
LC LC P = LEAD-FREE LC LC Y = LAST DIGIT OF YEAR
Y = LAST DIGIT OF YEAR WW = WORK WEEK
WW = WORK WEEK P = LEAD-FREE
? = ASSEMBLY SITE CODE
Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/
INTERNATIONAL INTERNATIONAL
PART NUMBER PART NUMBER
RECTIFIER LOGO RECTIFIER LOGO
IRFU7440 IRFU7440
ASSEMBLY
PYWW? OR ASSEMBLY
YWWP
DATE CODE DATE CODE
LOT CODE P = LEAD-FREE LOT CODE
LC LC LC LC Y = LAST DIGIT OF YEAR
Y = LAST DIGIT OF YEAR WW = WORK WEEK
WW = WORK WEEK P = LEAD-FREE
? = ASSEMBLY SITE CODE
Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/
TR TRR TRL
NOTES :
1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.
13 INCH
16 mm
NOTES :
1. OUTLINE CONFORMS TO EIA-481.
Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/
†
Qualification information
††
Industrial
Qualification level †††
(per JEDEC JESD47F guidelines)
D-PAK MSL1
Moisture Sensitivity Level †††
I-PAK (per JEDEC J-STD-020D )
RoHS compliant Yes
Revision History
Date Comments
10/17/2012 • Added I-Pak -All pages
• Updated data sheet based on corporate template.
5/1/2014 • Added "Stong Fet" on header on page7.
• Updated package outline and part marking on page 9 & 10.
• Updated EAS (L =1mH) = 376mJ on page 2
1/6/2015
• Updated note 10 “Limited by TJmax, starting TJ = 25°C, L = 1mH, RG = 50Ω, IAS = 27A, VGS =10V”. on page 2