Advanced Microprocessor RISC Architecture

3. RISC Architecture
18 Marks
Syllabus: The advantages of RISC, Basic features of RISC processors, Hybrid architecture-
RISC and CISC convergence, Design Issues of RISC processors, Features of sun Ultra
SPARC

What is RISC processor? How does it differ from CISC processor?

Answer: Reduced instruction set computer (RISC):
To execute each instruction if there is separate electronic circuitry in control unit, which
produce all necessary signals, this approach of design of control section of processor is called
Reduced instruction set computer (RISC).
Modern processors almost are all RISC.
Even CISC instruction sets (x86-64) are translated to RISC microcode on chip prior to
execution. But the general differences are:
CISC - larger, more feature-rich instruction set (more operations, addressing modes, etc.).
Slower clock speeds. Fewer general purpose registers. Examples: x86 variants
RISC - smaller, simpler instruction set. Faster clock speeds. More general purpose registers.
Examples: MIPS, Itanium, PowerPC
Practical implications: An equivalent program implemented in CISC will most likely be
shorter than a program implemented in RISC (because RISC combines multiple simple
instructions to replicate the complex instructions provided by CISC). RISC CPUs generally
run at faster clock speeds than CISC because max clock period is dictated by the slowest step
of the pipeline (more complex instructions are slower).

What is RISC ? Explain in brief. Or

Explain the RISC processor.
Write any four features of RISC processor.
List and describe any four features of RISC processor.
Describe the basic features of RISC processor.
Answer:
RISC, or Reduced Instruction Set Computer is a type of microprocessor architecture that
utilizes a small, highly-optimized set of instructions, rather than a more specialized set of
instructions often found in other types of architectures.

CO Department, Jamia Polytechnic, Akkalkuwa

1
Advanced Microprocessor RISC Architecture

1. Simple instruction set: in a RISC machine, the instruction set contains simple basic
instructions, from which more complex instructions can be composed. These instructions
with less latency are preferred.
2. Same length instructions: each instruction is of same length, so that it may be fetched in a
single operation. The traditional microprocessors from Intel or Motorola support variable
length instructions.
3. Single machine cycle instruction: most instructions complete in one machine cycle,
which allows the processor to handle several instructions at the same time. RISC processors
have unity CPI (clock per instruction), which is due to optimization of each instruction on the
CPU and massive pipelining embedded in a RISC processor.
4. Pipelining: usually massive pipelining is embedded in a RISC processor. The pipelining is
key to speed up RISC machines.
5. Very few addressing modes and formats: unlike the CISC processors, where the number
of addressing modes is very high. In RISC processors the addressing modes are much less
and it supports few formats.
6. Large number of registers: the RISC design philosophy generally incorporates a larger
number of registers to prevent in large amounts of interactions with memory.
7. Micro-coding is not required: Unlike in CISC machines, in RISC architecture,
instruction micro-coding is not required. This is because of the availability of a set of simple
instructions and simple instructions may be easily built into the hardware.
8. Load and Store architecture: the RISC architecture is primarily a Load and Store
architecture, implying that all the memory accesses takes place using Load and Store type
operations.

Write any four advantages of RISC processor.

Answer:
1. RISC instructions, being simple, can be hard wired.
2. A set of simple instructions results in reduced complexity of the control unit and the data
path; as a consequence, the processor can work at a high clock frequency and thus yield
higher speed.
3. As a result several extra functionalities, such as memory management units or floating
point arithmetic units, can also be placed on the same chip.
4. Smaller chips allow a semiconductor manufacturer to place more parts on a single silicon
wafer, which can lower the per-chip cost dramatically.

CO Department, Jamia Polytechnic, Akkalkuwa

2
Advanced Microprocessor RISC Architecture

5. High level language compilers produce more efficient code in RISC processor than its
counterpart CISC processor, because they tend use the smaller set of instructions in a RISC
computer.
6. Shorter design cycle- a new RISC processor can be designed, developed as tested more
quickly since RISC processors are simpler than corresponding CISC processors.
7. The application programmers who use the microprocessors instructions will find it easier
to develop code with smaller and optimized instructions set.
8. Another advantage is that the loading and decoding of instructions in a RISC processor is
simple and fast, as it is not needed to wait until the length of an instruction is known in order
to start decoding the following one. Decoding is simplified as opcode and address fields are
located in the same position for all instructions.

What do you mean by hybrid architecture?

Describe hybrid architecture of microprocessor in brief.
Answer:
Till mid 1990s processor design was split into two opposing camps. Some used CISC
designs due to its low burden on compiler developers and wide availability of existing
software.
Others use RISC designs because of its simplicity and efficiency.
Today most CISC processors are based on hybrid ISC-RISC architecture. Such hybrid
architecture uses a decoder to convert CISC instructions into RISC instructions before
execution.
These are then processed by a RISC core which performs a few basic instructions very
quickly. Also RISC core allows performance enhancing features such as branch prediction
and pipelining.
These have only been possible in RISC designs, since fixed length instructions are required
for such features to work. Example: Pentium and Athlon family of processor.
These processors are compatible with software developed for their CISC predecessors, yet
they perform competitively against processors based on RISC design.
A CISC-RISC hybrid continues to consume a lot of power and is not best candidates for
mobile and embedded applications.
Apart from having RISC core, the number of general purpose registers in CISC processor has
also grown and allows more instructions to be processed simultaneously.

CO Department, Jamia Polytechnic, Akkalkuwa

3
Advanced Microprocessor RISC Architecture

Intel Pentium III with SSE technology has an additional set of eight 128 bit vector registers
for running SIMD (single instruction multiple data) instructions.
The future successor to Pentium series Intel Itanium IA-64 will even raise the bar further by
implementing 128 general purpose registers.
Many modern RISC processor support more instructions than old CISC designs. Example
Motorola G4 processor used in power Macs and eMacs.
OR
Explain the hybrid architecture (i.e. RISC and CISC) of processors.
Answer:
State of the art processor technology has changed significantly since RISC chips were first
introduced in the early '80s. Because a number of advancements (including the ones
described on this page) are used by both RISC and CISC processors, the lines between the
two architectures have begun to blur.
The two architectures almost seem to have adopted the strategies of the other. Because
processor speeds have increased, CISC chips are now able to execute more than one
instruction within a single clock.
This also allows CISC chips to make use of pipelining.
With other technological improvements, it is now possible to fit many more transistors on a
single chip. This gives RISC processors enough space to incorporate more complicated,
CISC-like commands.
RISC chips also make use of more complicated hardware, making use of extra function units
for superscalar execution.
The two styles have become so similar that distinguishing between them is no longer
relevant. However, it should be noted that RISC chips still retain some important traits.
RISC chips strictly utilize uniform, single-cycle instructions.
They also retain the register-to-register, load/store architecture.
And despite their extended instruction sets, RISC chips still have a large number of general
purpose registers.
The most popular hybrid architecture processors are the Pentium and AMD Athlon family
processors which are compatible with software written for their CISC predecessors.
Modern RISC processors have become CISC like by supporting more functions and support
more instructions than old CISC design.

CO Department, Jamia Polytechnic, Akkalkuwa

4
Advanced Microprocessor RISC Architecture

Using the CISC architecture as more instructions, some applications may be run much faster
such as multimedia applications, such as telecommunications encoding/ decoding , image
conversions and video processing.

List and describe any four design issues of RISC processor.

Explain any two design issues of RISC processor.
Explain design issues of RISC processor.
Answer:
1. Register Window:
The reduced hardware requirements of RISC processors leave additional space available on
the chip for the system designer. RISC CPUs generally use this space to include a large
number of registers ( > 100 occasionally).
The CPU can access data in registers more quickly than data in memory so having more
registers makes more data available faster. Having more registers also helps reduce the
number of memory references especially when calling and returning from subroutines.
The RISC processor may not be able to access all the registers it has at any given time
provided that it has many of it.
Most RISC CPUs have some global registers which are always accessible. The remaining
registers are windowed so that only a subset of the registers is accessible at any specific time.
To understand how register windows work, we consider the windowing scheme used by the
Sun SPARC processor.
The processor can access any of the 32 different registers at a given time. (The instruction
formats for SPARC always use 5 bits to select a source/destination register which can take
any 32 different values.
Of these 32 registers, 8 are global registers that are always accessible. The remaining 24
registers are contained in the register window.
The register window overlap. The overlap consists of 8 registers in SPARC CPU. Notice that
the organization of the windows are supposed to be circular and not linear; meaning that the
last window overlaps with the first window.
Example: the last 8 registers of window 1 are also the first 8 registers of window 2. Similarly,
the last 8 registers of window 2 are also the first 8 registers of window 3. The middle 8
registers of window 2 are local; they are not shared with any other window.

CO Department, Jamia Polytechnic, Akkalkuwa

5
Advanced Microprocessor RISC Architecture

2. Memory speed issue Memory speed issues are commonly solved using caches. A cache is
a section of fast memory placed between the processor and slower memory. When the
processor wants to read a location in main memory, that location is also copied into the
cache. Subsequent references to that location can come from the cache, which will return a
result much more quickly than the main memory.
Caches present one major problem to system designers and programmers, and that is the
problem of coherency. When the processor writes a value to memory, the result goes into the
cache instead of going directly to main memory. Therefore, special hardware (usually
implemented as part of the processor) needs to write the information out to main memory
before something else tries to read that location or before re-using that part of the cache for
some different information.
3. Instruction Latency issue A poorly designed instruction set can cause a pipelined
processor to stall frequently. Some of the more common problem areas are:
Highly encoded instructions---such as those used on CISC machines---that require
complex decoders. Those should be avoided.
Variable-length instructions which require multiple references to memory to fetch-in the
entire instruction.
Instructions which access main memory (instead of registers), since main memory can be
slow.
Complex instructions which require multiple clocks for execution (many floating-point
operations, for example.)
Instructions which need to read and write the same register. For example "ADD 5 to
register 3" had to read register 3, add 5 to that value, then write 5 back to the same
register (which may still be "busy" from the earlier read operation, causing the processor
to stall until the register becomes available.)
Dependence on single-point resources such as a condition code register. If one instruction
sets the conditions in the condition code register and the following instruction tries to read
those bits, the second instruction may have to stall until the first instruction's write
completes.
4. Dependencies issues: One problem that RISC programmers face is that the processor can
be slowed down by a poor choice of instructions. Since each instruction takes some amount
of time to store its result, and several instructions are being handled at the same time, later
instructions may have to wait for the results of earlier instructions to be stored. However, a

CO Department, Jamia Polytechnic, Akkalkuwa

6
Advanced Microprocessor RISC Architecture

simple rearrangement of the instructions in a program (called Instruction Scheduling) can

remove these performance limitations from RISC programs.

Write any four practical performance issues in pipeline systems.

Answer:
Pipelining increases the CPU instruction throughput - the number of instructions completed
per unit of time. But it does not reduce the execution time of an individual instruction. In fact,
it usually slightly increases the execution time of each instruction due to overhead in the
pipeline control.
The increase in instruction throughput means that a program runs faster and has lower total
execution time.
Limitations on practical depth of a pipeline arise from:
Instruction latency:
A poorly designed set can cause a pipelined processor to stall frequently. Some of the more
typical CISC instruction which have more instruction latency should avoided
Dependency Issues:
Dependence on single point resource such as a condition code register. If one instruction sets
the conditions in the condition code register and the following instruction tries to read those
bits, the second instruction may have to stall until the first instruction's write completes.
Cautions on the use of RISC:
The transition from CISC to RISC design strategy is, not without its problem. The software
engineers should be aware of the key issues which arise when moving code from a CISC
processor to a RISC:
Code quality, Scheduling, Debugging, Code expansion, On chip cache.
Imbalance among pipeline stages:
Imbalance among the pipe stages reduces performance since the clock can run no faster than
the time needed for the slowest pipeline stage;

State the instruction latency in RISC processor designing.

Answer:
A poorly designed instruction set can cause a pipelined processor to stall frequently
1) Highly encoded instructions, such as those used in CISC machine need complex decoders,
they should be avoided.

CO Department, Jamia Polytechnic, Akkalkuwa

7
Advanced Microprocessor RISC Architecture

2) Variable length instructions require multiple references to memory to fetch the entire
instruction should not be considered for inclusion.
3) Instruction which access main memory, instead of register is slow in execution since main
memory is comparatively slow.
4) Complex instruction which require multiple clock for their execution.

What do you meant by register windowing in RISC processor?

Answer:

1. The reduced hardware requirements of RISC processors leave additional space available
on the chip for the system designer. RISC CPUs generally use this space to include a large
number of registers ( > 100 occasionally).
2. The CPU can access data in registers more quickly than data in memory so having more
registers makes more data available faster. Having more registers also helps reduce the
number of memory references especially when calling and returning from subroutines.
3. The RISC processor may not be able to access all the registers it has at any given time
provided that it has many of it.
4. Most RISC CPUs have some global registers which are always accessible. The remaining
registers are windowed so that only subsets of the registers are accessible at any specific time.
5. To understand how register windows work, we consider the windowing scheme used by
the Sun SPARC processor.

CO Department, Jamia Polytechnic, Akkalkuwa

8
Advanced Microprocessor RISC Architecture

6. The processor can access any of the 32 different registers at a given time. (The instruction
formats for SPARC always use 5 bits to select a source/destination register which can take
any 32 different values.
7. Of these 32 registers, 8 are global registers that are always accessible. The remaining 24
registers are contained in the register window.
8. The register window overlaps. The overlap consists of 8 registers in SPARC CPU. Notice
that the organizations of the windows are supposed to be circular and not linear; meaning that
the last window overlaps with the first window.
9. Example: the last 8 registers of window 1 are also the first 8 registers of window 2.
Similarly, the last 8 registers of window 2 are also the first 8 registers of window 3. The
middle 8 registers of window 2 are local; they are not shared with any other window.
10. The RISC CPU must keep track of which window is active and which windows contain
valid data. A window pointer register contains the value of the window that is currently
active. A window mask register contains 1 bit per window and denotes which windows
contains valid data.
11. Register windows provide their greatest benefit when the CPU calls a subroutine. During
the calling process, the register window is moved down 1 window position. In the SPARC
CPU, if window 1 is active and the CPU calls a subroutine, the processor activates window 2
by updating the window pointer and window mask registers. The CPU can pass parameters to
the subroutine via the registers that overlap both windows instead of memory. This saves a lot
of time when accessing data. The CPU can use the same registers to return results to the
calling routine.

Describe pipelining concept of RISC processor.

Answer:
A RISC processor pipeline operates in much the same way, although the stages in the
pipeline are different. While different processors have different numbers of steps, they are
basically variations of these five, used in the MIPS R3000 processor:
1. Fetch instructions from memory
2. Read registers and decode the instruction
3. Execute the instruction or calculate an address
4. Access an operand in data memory
5. Write the result into a register

CO Department, Jamia Polytechnic, Akkalkuwa

9
Advanced Microprocessor RISC Architecture

The length of the pipeline is dependent on the length of the longest step. Because RISC
instructions are simpler than those used in pre-RISC processors (now called CISC, or
Complex Instruction Set Computer), they are more conducive to pipelining. While CISC
instructions varied in length, RISC instructions are all the same length and can be fetched in a
single operation. Ideally, each of the stages in a RISC processor pipeline should take 1 clock
cycle so that the processor finishes an execution of every instruction in same time.

State any four features of SUN ultra SPARC.

List any eight features of SUN Ultra SPARC.
List any eight features of SUN Ultra SPARC processor.
Give important features of SUN Ultra SPARC.
Answer:
It contains an integer unit, a FPU and a optional coprocessor. The 64 bits Ultra SPARC
architecture has following features:
1. It has 14 stages non-stalling pipeline.
2. It has 6 execution units including two for integer, two for floating point, one for load/store
and one for address generation units.
3. It has a large number of buffers but only one load/store unit, it dispatches them one
instruction at a time from the instruction stream.
4. It contains 32KB L1 instruction cache, 64KB L1 data cache, 2KB prefetch cache and 2 KB
write cache. It also has 1MB on chip L2 cache.
5. Like Pentium MMX it also contains the instructions to support multimedia. These
instructions are helpful for the implementation of image processing codes.
6. One of the major limitations of SPARC system is its low speed compared to most of the
modern processors.
7. SPARC stores multi-byte numbers using BIG endian format, i.e. the MSB will be stored at
the lowest memory address.
8. It supports a pipelined floating point processor. The FPU has 5 separate functional units for
performing the floating point operations. The floating point instructions can be issued per
cycle and executed by the FPU unit.
The source and data results are stored in 32 register files. Majority of the floating point
instructions have a throughput of one cycle and a latency of three cycles. Although the single
precision (32 bit) or double precision (64 bit) floating point computations can be performed
by hardware, quad precision i.e. 128 bits operation can be performed only in the software.

CO Department, Jamia Polytechnic, Akkalkuwa

10
Advanced Microprocessor RISC Architecture

MSBTE Questions on this chapter

Summer 2015
1. a) Attempt any THREE of the following : 12
(iv) Write any four advantages of RISC processor.

b) Attempt any ONE of the following : 6

2. Attempt any FOUR of the following : 16

c) What do you meant by hybrid architecture ?

3. Attempt any FOUR of the following : 16

c) State the instruction latency in RISC processor designing.

4. a) Attempt any THREE of the following : 12

(iii) Write any four features of RISC processor.
b) Attempt any ONE of the following : 6

5. Attempt any FOUR of the following : 16

d) What do you meant by Register windowing in RISC processor ?

6. Attempt any FOUR of the following : 16

d) State any four features of SUN ultra SPARC.

Winter 2015
1. a) Attempt any THREE of the following: 12
(iii) List and describe any four features of RISC processor.

b) Attempt any ONE of the following: 6

2. Attempt any TWO of the following: 16

3. Attempt any FOUR of the following: 16

b) List and describe any four design issues of RISC processor.

4. a) Attempt any THREE of the following: 12

CO Department, Jamia Polytechnic, Akkalkuwa

11
Advanced Microprocessor RISC Architecture

(ii) Describe pipelining concept in RISC processor.

b) Attempt any ONE of the following: 6

5. Attempt any TWO of the following: 16

c) List any eight features of SUN Ultra SPARC.

6. Attempt any FOUR of the following: 16

b) What is RISC processor? How does it differ from CISC processor?

Summer 2016
1. Attempt any FIVE of the following: 20
e) What is RISC ? Explain in brief.
f) List any eight features of sun ultra sparc processor.

2. Attempt any TWO of the following: 16

3. Attempt any FOUR of the following: 16

d) Describe hybrid architecture of microprocessor in brief.

4. Attempt any TWO of the following: 16

5. Attempt any FOUR of the following: 16

c) Explain any two design issues of RISC processor.

6. Attempt any TWO of the following: 16

Winter 2016
1. Answer any FIVE of the following: 20
d) Explain the RISC processor.

2. Attempt any FOUR of the following: 16

d) Describe the basic features of RISC processor.

3. Attempt any TWO of the following: 16

c) Explain the hybrid architecture (i.e. RISC and CISC) of processors.

4. Attempt any FOUR of the following: 16

CO Department, Jamia Polytechnic, Akkalkuwa

12
Advanced Microprocessor RISC Architecture

5. Attempt any FOUR of the following: 16

f) Explain design issues of RISC processors.
6. Attempt any TWO of the fo

CO Department, Jamia Polytechnic, Akkalkuwa

13