Dual 4-Bit Addressable Latch SN54/74LS256: Low Power Schottky

SN54/74LS256
DUAL 4-BIT
ADDRESSABLE LATCH
The SN54/74LS256 is a Dual 4-Bit Addressable Latch with common control
inputs; these include two Address inputs (A0, A1), an active LOW Enable input
(E) and an active LOW Clear input (CL). Each latch has a Data input (D) and
four outputs (Q0 Q3).
When the Enable (E) is HIGH and the Clear input (CL) is LOW, all outputs
(Q0 Q3) are LOW. Dual 4-channel demultiplexing occurs when the (CL) and
E are both LOW. When CL is HIGH and E is LOW, the selected output
(Q0 Q3), determined by the Address inputs, follows D. When the E goes
HIGH, the contents of the latch are stored. When operating in the addressable
latch mode (E = LOW, CL = HIGH), changing more than one bit of the Address
(A0, A1) could impose a transient wrong address. Therefore, this should be
done only while in the memory mode (E = CL = HIGH).
DUAL 4-BIT
ADDRESSABLE LATCH
LOW POWER SCHOTTKY
J SUFFIX
CERAMIC
CASE 620-09
Serial-to-Parallel Capability
Output From Each Storage Bit Available
Random (Addressable) Data Entry
Easily Expandable
Active Low Common Clear
Input Clamp Diodes Limit High Speed Termination Effects
16
1
N SUFFIX
PLASTIC
CASE 648-08
16
1
CONNECTION DIAGRAM DIP (TOP VIEW)

VCC
16
CL
15
14
Db
13
Q3b
Q2b
Q1b
Q0b
12
11
10
16
1
NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.
1
A0
2
A1
3
Da
4
Q0a
5
Q1a
6
Q2a
7
Q3a
PIN NAMES
A0, A1
Da, Db
E
CL
Q0a Q3a,
Q0b Q3b
D SUFFIX
SOIC
CASE 751B-03
ORDERING INFORMATION
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD
8
GND
Ceramic
Plastic
SOIC
LOADING (Note a)
HIGH
LOW
Address Inputs
Data Inputs
Enable Input (Active LOW)
Clear Input (Active LOW)
0.5 U.L.
0.5 U.L.
1.0 U.L.
0.5 U.L.
0.25 U.L.
0.25 U.L.
0.5 U.L.
0.25 U.L.
Parallel Latch Outputs (Note b)
10 U.L.
5 (2.5) U.L.
NOTES:
a) 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW.
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial
(74) Temperature Ranges.
LOGIC SYMBOL
3
Da
2 1 15
A0
A1
CL
A0
A1
CL
Q0a Q1a Q2a Q3a
5-1
Db
Q0b Q1b Q2b Q3b
9
VCC = PIN 16
GND = PIN 8
FAST AND LS TTL DATA
14 13
10
11
12
SN54/74LS256
LOGIC DIAGRAM
E
Da
14
A0
A1
Q1a
Db
15
Q0a
CL
13
Q2a
Q3a
10
Q0b
11
Q1b
12
Q2b
Q3b
VCC = PIN 16
GND = PIN 8
= PIN NUMBERS
TRUTH TABLE
CL
A0
A1
Q0
Q1
Q2
Q3
Clear
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
H
L
H
L
H
L
L
H
H
L
L
H
H
L
L
L
L
H
H
H
H
L
H
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
H
Demultiplex
QN1
QN1
QN1
QN1
Memory
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
L
H
L
H
L
H
L
H
L
L
H
H
L
L
H
H
L
L
L
L
H
H
H
H
L
H
QN1
QN1
L
H
QN1
QN1
QN1
QN1
QN1
QN1
QN1
QN1
L
H
QN1
QN1
QN1
QN1
QN1
QN1
QN1
QN1
L
H
Addressable
Latch
QN1
QN1
QN1
QN1
QN1
QN1
H = HIGH Voltage Level

L = LOW Voltage Level
X = Immaterial
MODE SELECTION
E
CL
L
H
L
H
H
H
L
L
MODE
Addressable Latch
Memory
Dual 4-Channel Demultiplexer
Clear

5-2
MODE
SN54/74LS256
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
TA
Operating Ambient Temperature Range
54
74
55
0
25
25
125
70
IOH
Output Current High
54, 74
0.4
mA
IOL
Output Current Low
54
74
4.0
8.0
mA
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Limits
S b l
Symbol
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Min
P
Parameter
Typ
Max
2.0
54
0.7
74
0.8
0.65
54, 74
2.4
1.5
3.5
Short Circuit Current (Note 1)
ICC
Power Supply Current
Guaranteed Input HIGH Voltage for

All Inputs
Guaranteed Input
p LOW Voltage
g for
All Inputs
VCC = MIN, IIN = 18 mA
VCC = MIN, IOH = MAX, VIN = VIH

or VIL per Truth Table
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
0.4
IOL = 4.0 mA
74
0.35
0.5
IOL = 8.0 mA
20
40
VCC = MAX, VIN = 2.7 V
mA
0.4
0.8
mA
100
mA
VCC = MAX
30
mA
VCC = MAX
0.1
0.2
IOS
0.25
Others
E Input
Input LOW Current
Others
E Input
T
Test
C
Conditions
di i
54, 74
Input HIGH Current

Others
E Input
IIL
U i
Unit
20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25C)

Limits
S b l
Symbol
P
Parameter
Min
Typ
Max
U i
Unit
T
Test
C
Conditions
di i
tPLH
tPHL
Turn-Off Delay, Enable to Output

Turn-On Delay, Enable to Output
20
16
27
24
ns
ns
Figure 1
tPLH
tPHL
Turn-Off Delay, Data to Output

Turn-On Delay, Data to Output
20
13
30
20
ns
ns
Figure 2
tPLH
tPHL
Turn-Off Delay, Address to Output

Turn-On Delay, Address to Output
20
14
30
24
ns
ns
Figure 3
tPHL
Turn-On Delay, Clear to Output
12
23
ns
Figure 5

5-3
VCC = 5.0
5 0 V,
V
CL = 15 pF
SN54/74LS256
AC SET-UP REQUIREMENTS (TA = 25C)
Limits
S b l
Symbol
P
Parameter
Min
Typ
Max
U i
Unit
T
Test
C
Conditions
di i
ts
Data Setup Time
20
ns
ts
Address Setup Time
ns
th
Data Hold Time
ns
Figure 4
th
Address Hold Time
15
ns
Figure 6
tW
Enable Pulse Width
15
ns
Figure 1
Figures 4 & 6
VCC = 5.0
50V
AC WAVEFORMS
D
1.3 V
D
tpw
tPHL
tpw
1.3 V
tPHL
1.3 V
tPLH
1.3 V
1.3 V
tPLH
OTHER CONDITIONS: E = L, CL = H, A = STABLE
1.3 V
Figure 2. Turn-on and Turn-off Delays,

Data to Output
OTHER CONDITIONS: CL = H, A = STABLE
Figure 1. Turn-on and Turn-off Delays, Enable To

Output and Enable Pulse Width
A1
1.3 V
1.3 V
1.3 V
A1
1.3 V
Q=D
OTHER CONDITIONS: E = L, CL = L, D = H
th(L)
1.3 V
Q=D
OTHER CONDITIONS: C = H, A = STABLE
Figure 4. Setup and Hold Time, Data to Enable
Figure 3. Turn-on and Turn-off Delays,

Address to Output
1.3 V
1.3 V
STABLE ADDRESS
ts
tPHL
1.3 V
ts(L)
tPLH
1.3 V
th(H)
ts(H)
1.3 V
tPHL
Q1
OTHER CONDITIONS: E = H
th
1.3 V
OTHER CONDITIONS: CL = H
Figure 5. Turn-on Delay, Clear to Output
Figure 6. Setup Time, Address to Enable

(See Notes 1 and 2)
NOTES:
1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is
addressed and the other latches are not affected.
2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.

5-4

Dual 4-Bit Addressable Latch SN54/74LS256: Low Power Schottky

Uploaded by

Copyright:

Available Formats

Dual 4-Bit Addressable Latch SN54/74LS256: Low Power Schottky

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Dual 4-Bit Addressable Latch SN54/74LS256: Low Power Schottky

Uploaded by

Copyright:

Available Formats

SN54/74LS256

CONNECTION DIAGRAM DIP (TOP VIEW)

Parallel Latch Outputs (Note b)

Q0a Q1a Q2a Q3a

Q0b Q1b Q2b Q3b

FAST AND LS TTL DATA

H = HIGH Voltage Level

FAST AND LS TTL DATA

Operating Ambient Temperature Range

Output Current High

Output Current Low

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Input HIGH Voltage

Input LOW Voltage

Input Clamp Diode Voltage

Output HIGH Voltage

Output LOW Voltage

Short Circuit Current (Note 1)

Power Supply Current

Guaranteed Input HIGH Voltage for

VCC = MIN, IIN = 18 mA

VCC = MIN, IOH = MAX, VIN = VIH

VCC = MAX, VIN = 2.7 V

VCC = MAX, VIN = 7.0 V

VCC = MAX, VIN = 0.4 V

Input HIGH Current

AC CHARACTERISTICS (TA = 25C)

Turn-Off Delay, Enable to Output

Turn-Off Delay, Data to Output

Turn-Off Delay, Address to Output

Turn-On Delay, Clear to Output

FAST AND LS TTL DATA

Data Setup Time

Address Setup Time

Data Hold Time

Address Hold Time

Enable Pulse Width

Figure 2. Turn-on and Turn-off Delays,

OTHER CONDITIONS: CL = H, A = STABLE

Figure 1. Turn-on and Turn-off Delays, Enable To

OTHER CONDITIONS: C = H, A = STABLE

Figure 4. Setup and Hold Time, Data to Enable

Figure 3. Turn-on and Turn-off Delays,

Figure 5. Turn-on Delay, Clear to Output

Figure 6. Setup Time, Address to Enable

FAST AND LS TTL DATA

You might also like