Socket 478 479
Socket 478 479
Socket 478 479
October 2001
Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual
property rights is granted by this document. Except as provided in Intels Terms and Conditions of Sale for such products, Intel assumes no liability
whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness
for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in
medical, life saving, or life sustaining applications.
The hardware vendor remains solely responsible for the design, sale and functionality of its product, including any liability arising from product infringement
or product warranty, and Intel assumes no liability for vendor products, either alone or in combination with Intel products.
This document contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will
be published when the product is available. Verify with your local sales office that you have the latest datasheet before finalizing a design.
Intel may make changes to specifications and product descriptions at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future
definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
The Pentium 4 processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications.
Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:
Intel Corporation
www.intel.com
or call 1-800-548-4725
Intel, Intel logo and Pentium are trademarks or registered trademarks of Intel Corporation or it subsidiaries in the United States and other countries.
*Other names and brands may be claimed as the property of others.
Copyright 2000-2001, Intel Corporation
Contents
1.
Introduction .................................................................................................................................. 6
1.1.
1.2.
1.3.
2.
3.
Objective.......................................................................................................................... 6
Purpose ........................................................................................................................... 6
Scope .............................................................................................................................. 6
3.3.
3.4.
3.5.
3.6.
3.7.
3.8.
3.9.
3.10.
3.11.
3.12.
3.13.
3.14.
3.15.
4.
4.7.
4.8.
4.9.
4.10.
5.
Environmental Requirements..................................................................................................... 33
5.1.
5.2.
5.3.
5.4.
Porosity Test.................................................................................................................. 34
5.1.1.
Porosity Test Method .................................................................................. 34
5.1.2.
Porosity Test Criteria................................................................................... 34
Plating Thickness .......................................................................................................... 34
Solvent Resistance........................................................................................................ 34
Durability........................................................................................................................ 34
6.
7.
8.
Figures
Figure 3-1. Typical Reflow Profile for 63Sn/37Pb solder ......................................................... 14
Figure 4-1. Methodology for Measuring Total Electrical Resistance........................................ 18
Figure 4-2. Methodology for Measuring Electrical Resistance of the Jumper.......................... 18
Figure 4-3. Four Different Jumpers Used in the Package Test Vehicle................................... 19
Figure 4-4. Location of type A, B1, B2 and PJRC daisy chains from pin side of PTV ............. 20
Figure 4-5. Electrical Resistance test vehicle top view ............................................................ 21
Figure 4-6. Inductance Measurement Fixture Cross-section................................................... 26
Figure 4-7. Inductance Fixture Design mounted on the socket ............................................... 26
Figure 4-8. Test fixture mounted bottom view with the pins cut............................................... 27
Figure 4-9. Top view of the Test vehicle .................................................................................. 29
Figure 4-10. Capacitance measurement fixture cross section................................................. 29
Figure 4-11. Capacitance Measurement Configuration ........................................................... 30
Figure 4-12. Capacitance Fixture Design and Measurement Configuration ............................ 30
Figure 4-13............................................................................................................................... 32
Figure 5-1. Flow chart of Knowledge-based Reliability Evaluation Methodology..................... 33
Figure 7-1. 478-Pin FC-PGA2 Package Keepouts (IHS not shown)....................................... 36
Figure 7-2. 478-Pin FC-PGA Package (Top View) .................................................................. 37
Figure 7-3. 478-Pin FC-PGA Package (Bottom View) ............................................................. 38
Figure 7-4. Package Pin Shoulder Dimensions ....................................................................... 39
Figure 8-1. mPGA478 Socket (Top Isometric View)................................................................ 40
Figure 8-2. mPGA478 Socket Critical-to-Function (CTF) Measurements ............................... 41
Tables
Table 3-1. Socket Critical to Function Dimensions .................................................................. 14
Table 4-1. Electrical Requirements.......................................................................................... 16
Table 4-2. Electrical Definitions................................................................................................ 17
Table 4-3. Socket Positions Daisy Chained ............................................................................. 22
Table 5-1. Use conditions environment ................................................................................... 33
1.
Introduction
1.1.
Objective
This document defines a surface mount, ZIF (Zero Insertion Force) socket intended for performance and
value desktop platforms based on future Intel microprocessors. The socket provides I\O, power and ground
contacts. The 478 socket contacts with a cavity in the center of the socket. The socket has solder balls/surface
mount features for surface mounting with the motherboard. The mPGA478 socket contacts have 50mil pitch
with regular pin array, to mate with a 478-pin processor package.
1.2.
Purpose
To define functional, quality, reliability, and material (that is, visual, dimensional and physical) requirements
and design guidelines mPGA478 Socket in order to develop a low cost, low risk, robust, HVM (High Volume
Manufacturable) socket solution available from multiple sources.
1.3.
Scope
This design guideline applies to all mPGA478 sockets purchased to the requirements of this design guideline.
2.
Assembled Component and Package
Description
Information provided in this section is to ensure dimensional compatibility of the socket and actuation
mechanism with the integrated package assembly. Zero insertion force will be required for placement of the
mPGA478 package into the socket prior to actuation.
2.1.
2.2.
Package Description
The outline of the package that can be used with mPGA478 Socket is illustrated in Section 7 Appendix Z.1.
It will contain a 26 x 26 array of pins (with a center cavity gap of a 14 x14 array of pins) contained in a
substrate that is 36.5 mm x 36.5 mm maximum. The pin length is 2.03 mm nominal.
3.
Mechanical Requirements
3.1.
Mechanical Supports:
The socket must carry a load of 45.36Kg, compressive, during the shock and vibration conditions outlined in
Section 5. The socket must pass the mechanical shock and vibration and the other use condition requirements
listed in Section 5 with the associated heatsink and applicable retention mechanism or simulation thereof in
place and with out board support. The socket can only be attached by the socket contacts to the motherboard.
No external methods (i.e. screw, extra solder, adhesive....) to attach the socket are acceptable
3.2.
Materials
3.2.1. Socket Housing
Thermoplastic or equivalent, UL 94V-0 flame rating, temperature rating and design capable of withstanding
reflow solder process. The material must have a thermal coefficient of expansion in the XY plane capable of
passing reliability tests rated for an expected high operating temperature, mounted on FR4-type motherboard
material.
3.2.2. Color
The color of the socket can be optimized to provide the contrast needed for OEMs pick and place vision
systems. The base and cover of the socket may be different colors as long as they meet the above
requirement.
Proper seating
3.3.
Markings
3.3.1. Name
mPGA478
(Font size is 8-14 point Bold, Font type is Helvetica) on all development mPGA478
sockets.
Manufacturers insignia (font size at suppliers discretion).
These marks will be molded or laser marked into the socket housing and must pass Environmental
Requirements of Section 5.3 Solvent Resistance. Any requests for variation from this marking requires a
written description (detailing size and location) to be provided to Intel for approval.
mPGA478X
(Font size is 8-14 point Bold, Font type is Helvetica) First X= Pin count second X=
Version. This shall be on all relative products.
(Example Version C product shall have mPGA478C)
Version
Depopulated Pins
Name
A1, A2
mPGA478A
A1, B1
mPGA478B
A1, B2
mPGA478C
EDCBA
1
2
3
4
5
Lock (closed)
Unlock (open)
10
3.4.
Contact Characteristics
3.4.1. Number of Contacts
Total number of contacts: 478
3.4.5. Lubricants
For the final product, no lubricants shall be allowed on the socket contacts. If lubricants are used elsewhere
within the socket assembly, these lubricants must not be able to migrate to the socket contacts.
11
3.5.
3.6.
3.7.
3.8.
3.9.
Visual Aids
The socket top will have markings identifying open and closed positions for the actuation lever arm.
The socket top will have markings identifying Pin 1. This marking will be represented by a symbol and/or
the socket will have a notched feature identifying Pin 1. Section 8 Appendix Z.2 identifies the location of
the Pin 1 identifying mark.
3.10.
3.11.
12
3.12.
3.13.
3.13.1.
Tab Size
Material MUST be maintained in the two lower corners of the rectangular cross-section. w = 1.5 mm MIN or,
h = 0.5 mm MIN See Section 8 Appendix Z.2 for location on the socket.
4.87mm
1.1
mm
4.87mm
1.1
mm
w
Option 1
3.13.2.
Option 2
Tab Shape
The shape of the two lower corners must be square (radius 0.76 max allowed) Vendors may modify the
geometry in one of the following ways (NOT BOTH):
1. Introducing a vertical channel located exactly at the CL of the socket so long as the resulting tabs have
a minimum width of 1.5 mm
2. Shortening the height of the rectangle to a minimum of 0.5 mm (with the caveat that this will affect the
lead-in angle of the tab and may significantly increase the assembly force when installing the EMI
component).
13
3.14.
Surface Mountable
3.14.2.
Reflow Characteristics
3.14.3.
Shipping/Handling:
3.15.
Note:
If for any reason there is a conflict between this table and the drawing, the drawing is correct.
14
Minimum
Nominal
Maximum
3.8 mm
4.0 mm
4.2 mm
Dimension
Minimum
Nominal
1.5 mm
36.8mm
37mm
37.2 mm
45 mm
0.30 mm
0.71 mm
Maximum
0.20 mm
0.25mm
0.30mm
0.35mm1
Co-planarity
Lead / Surface Mount Feature
0.15 mm
Solder Ball
0.20 mm
0.406 mm
Feature Relating
0.25 mm
0.762m (30in)
1.27m (50in)
Design Specific
Design Specific
Design Specific
Design Specific1
Design Specific1
Design Specific1
Design Specific1
Design Specific1
Design Specific1
Design Specific1
Contact Gap
Design Specific
Design Specific
Design Specific
Design Specific
Design Specific
Design Specific
Design Specific
Design Specific
Design Specific
Design Specific
Design Specific
Design Specific
Contact Angle
Design Specific
Design Specific
Design Specific
Base Flatness
Design Specific
Design Specific
Design Specific
15.05 mm
Design Specific
15.05 mm
Design Specific
41 mm
NOTES:
1. See 3.2.4 Socket Standoff Height
Manufacturer is required to monitor these critical to function (CTF) parameters as a part of on-going Quality
Control.
15
4.
Electrical Requirements
In order to meet the performance requirements, the socket must meet the following electrical requirements
listed in Table 4-1 Electrical Requirements. These parameters are determined to be a unique function of
the socket geometry and material property and correctly define the socket electrical characteristics. The
definitions for these are given in Table 4-2, and the details for the measurement procedure to achieve these
values are listed in the following sections.
4.1.
Electrical Requirements
16
Parameter
Limit
Note
1.
<3.3nH
2.
1.1 pF
3.
25 m
17 m
4.
Read and
Record
5.
Pin-to-Pin/Connector-to-Connector insulation
resistance (min)
> 800 M
6.
400 MHz
7.
1GHz
4.2.
Definitions
4.3.
Parameter
Definition
1.
2.
3.
4.
5.
4.4.
Electrical Resistance
Figure 4-1 and Figure 4-2 (below) show the proposed methodology for measuring the final electrical
resistance. The methodology requires measuring package Test vehicle (PTV) flush-mounted directly to the
motherboard fixtures, so that the pin shoulder is flush with the motherboard, to get the averaged jumper
resistance, Rjumper. The Rjumper should come from a good statistical average of 30 PTV fixtures flush mounted
to a motherboard fixture. The same measurements are then made with an PTV fixture mounted on a suppliers
socket, and both are mounted on a motherboard fixture; this provides RTotal. The resistance requirement, RReq,
can be calculated for each chain as will be explained later.
17
Socket contact
package
Shorting bar
Package
h ld
Package pin
+V
-V
+I
-I
Motherboard
Shorting bar
package
+V
-V
+I
-I
Motherboard
Four types of jumpers (Type A, B1, B2 and PJRC) are used in the Package test vehicle (PTV) and are shown
in Figure 4-3 (below). The mean of Rjumper is therefore different for each type in the calculation of the
single pin resistance (See below for calculating single pin resistance).
18
2B Connecting
Trace (T)
Pad (P)
SRO (S)
TYPE A
2B
1BC Connecting
Trace (T)
Connecting Trace
SRO (S)
2B
TYPE B
1BC
Pad (P)
1BC Connecting
Trace (T)
Via Pads (S)
2B
1BC
Connecting Trace
TYPEB
Pad (P) on both 2B and 1BC
P ad
V +
C o n n e c tin g T ra c e
V -
I-
I +
PJRC
Figure 4-3. Four Different Jumpers Used in the Package Test Vehicle
Figure 4-4 (below) shows the physical locations (Pin side view) of the four types of jumpers in the Package
test vehicle. Care must be taken to make sure that the correct value of Rjumper (mean) is subtracted from the
daisy chains type (A, B1 or B2).
19
Type A
Figure 4-4. Location of type A, B1, B2 and PJRC daisy chains from pin side of PTV
Figure 4-3 Four Different Jumpers Used in the Package Test Vehicle shows the top view of the test
vehicle (Concho) that will be used for resistance measurement. There are 36 daisy chain configurations on
resistance test board. Table 4-3 shows these configurations with the number of pins per each chain and netlist.
20
25
26
23
24
21
22
19
20
17
18
15
16
13
14
11
12
9
10
7
8
5
6
3
4
1
2
AF
AF
AE
AE
AD
AD
AC
AC
AA
AA
AB
AB
V
U
F
E
D
C
26
24
25
22
23
20
21
18
19
16
17
14
15
12
13
10
11
8
9
6
7
4
5
2
3
21
# of
pins/chain
DC Endpoints
at Socket
Edge Finger:
Hi
Hi
Low
+I
+V
-I
-V
12
A13
A26
A125
A126
A101
A102
14
B13
B26
A123
A124
A99
A100
14
C13
C26
A121
A122
A97
A98
14
D13
D26
A119
A120
A95
A96
14
E13
E26
A117
A118
A93
A94
14
F13
F26
A115
A116
A91
A92
14
G21
Y21
A113
A114
A89
A90
14
G22
Y22
A111
A112
A87
A88
14
G23
Y23
A109
A110
A85
A86
10
14
G24
Y24
A107
A108
A83
A84
11
14
G25
Y25
A105
A106
A81
A82
12
14
G26
Y26
A103
A104
A79
A80
13
NOT USED
A51
A52
A77
A78
not defined
M1
P1
A49
A50
A75
A76
not defined
L6
N6
A47
A48
A73
A74
16
not defined
A26
A24
A45
A46
A71
A72
17
NOT USED
A43
A44
A69
A70
1
1
14
15
not defined
AF24
AF26
A42
A68
19
not defined
AF1
AF3
A40
A66
20
14
AA13
AA26
A37
A38
A63
A64
21
14
AB13
AB26
A35
A36
A61
A62
22
AC14-AC15, AC16-AC17,
AC18-AC19, AC20-AC21,
AC22-AC23, AC24-AC25
14
AC13
AC26
A33
A34
A59
A60
22
18
Chain
No.
# of
pins/chain
DC Endpoints
at Socket
Edge Finger:
Hi
Hi
Low
+I
+V
-I
-V
23
AD14-AD15, AD16-AD17,
AD18-AD19, AD20-AD21,
AD22-AD23, AD24-AD25
14
AD13
AD26
A31
A32
A57
A58
24
14
AE13
AE26
A29
A30
A55
A56
25
12
AF13
AF26
A27
A28
A53
A54
26
12
A13
A2
A125
A126
A149
A150
27
12
B13
B1
A123
A124
A147
A148
28
12
C13
C1
A121
A122
A145
A146
29
12
D13
D1
A119
A120
A143
A144
30
12
E13
E1
A117
A118
A141
A142
31
12
F13
F1
A115
A116
A139
A140
32
NOT USED
33
34
35
36
37
38
NOT USED
NOT USED
NOT USED
NOT USED
NOT USED
NOT USED
A114
A138
A113
A137
A112
A136
A111
A135
A110
A134
A109
A133
A108
A132
A107
A131
A106
A130
A105
A129
A104
A128
A103
A127
A52
A2
A51
A1
39
12
G6
W6
A50
A26
40
14
G5
Y5
A48
A24
41
14
G4
Y4
A46
A22
23
Chain
No.
42
# of
pins/chain
DC Endpoints
at Socket
Hi
Low
Edge Finger:
Hi
+I
+V
-I
-V
14
G3
Y3
A44
A20
43
14
G2
Y2
A42
A18
44
12
H1
Y1
A40
A16
45
12
AA13
AA1
A37
A38
A13
A14
46
12
AB13
AB1
A35
A36
A11
A12
47
12
AC13
AC1
A33
A34
A9
A10
48
12
AD13
AD1
A31
A32
A7
A8
49
12
AE13
AE1
A29
A30
A5
A6
50
12
AF13
AF1
A27
A28
A3
A4
NOTES:
1. Pin Joint Resistance Circuit (Figure 4-3 Four Different Jumpers Used in the Package Test Vehicle) Not the
correct set up for 4-wire measurement to define the number of pins.
Chains 14,15,16,18,19(Pin Joint Resistance circuit), 39,40,41,43,44(TYPE A) are eliminated from the socket
electrical validation because the set up for 4-wire measurement is not correct. These are also eliminated in the
EOL Q&R test but will be monitored for FA analysis.
4.5.
24
a)
These measurements use a 4-wire technique, where the instruments provide two separate circuits.
One is a precision current source to deliver the test current. The other is a precision voltmeter circuit
to measure the voltage drop between the desired points.
b) These separate circuits can be contained within one instrument, such as a high quality microohmmeter, a stand-alone current source and voltmeter, or the circuits of a data acquisition system.
c)
d) Automation of the measurements can be implemented by scanning the chains through the edge or
cable test connector using a switch matrix. The matrix can be operated by hand, or through software.
e)
Measure RTotal for each daisy chain of package + socket + motherboard unit.
f)
Measure Rjumper for each daisy chain of 30 package + motherboard units. Calculate the mean of
Rjumper ( R jumper ) from 30 measured sandwich units for each daisy chain.
4.6.
i)
j)
Inductance
Loop inductance of the socket pin is measured from the solder ball side of the socket using a resistance daisy
chain test fixture to short the two socket pins as shown in Figure 4-6 (below). Figure 4-6 (below) shows the
inductance measurement fixture cross-section and the inductance measurement methodology. The first figure
shows the entire assembly. The second figure shows the assembly without the socket. This is used to
calibrate out the fixture contribution. The materials for the fixture must match the materials used in the
processor. The probe pads are the solder balls of the socket, and the shorting plane exists on the bottom side
of the daisy chain test fixture. The resistance daisy chain test fixture is cut into 24x6 pins configuration and
mounted on the socket as shown in Figure 4-7 Inductance Fixture Design mounted on the socket. Loop
inductance is measured from the ball side of any two pins that are shorted through a shorting bar of the daisy
chain test fixture, as shown in Figure 4-8 Test fixture mounted bottom view with the pins cut.
25
Ground
Signal
Test fixture
Test fixture shoulder
mPGA479
26
Shorting bar
Figure 4-8. Test fixture mounted bottom view with the pins cut
Measurement Steps:
27
L socket assembly .
(ii) Export data into MDS/ADS or (capture data at frequency specified in item 6 of Table 4-1
Electrical Requirements)
(f) Measure the inductance by probing on the shoulder of the test fixture with the pins cut (Figure 4-6
Inductance Measurement Fixture Cross-section).
Call this L sandwich .
(i) Measure 30 units.
The package for 30 units must be chosen from different lots. Use 5 different lots, 6 units from each
lot.
(ii) Export data into MDS/ADS or (capture data at frequency specified in item 7 of Table 1).
(iii) Calculate
L sandwich .
L sandwich will be subtracted from each L socket assembly and the result will be compared
4.6.2.
4.7.
Pin-to-Pin Capacitance:
Pin-to-pin capacitance shall be measured using the top fixture (test vehicle) shown in Figure 4-8 Test fixture
mounted bottom view with the pins cut , which contains pins that will connect to the socket. Figure 4-9
Top view of the Test vehicle shows the capacitance measurement fixture cross-section and the capacitance
measurement methodology. The first figure shows the entire assembly. The second figure shows the
assembly without the socket, pins cut on the test vehicle. This is used to calibrate out the fixture contribution.
Figure 4-10 Capacitance measurement fixture cross section represents the capacitance fixture design and
28
measurement configuration. The part that is cut from the top fixture (Figure 4-8 Test fixture mounted
bottom view with the pins cut) and mounted on the socket with the structure for capacitance measurement is
shown in Figure 4-11 Capacitance Measurement Configuration. Capture data at frequency specified in item
6 of Table 4-1 Electrical Requirements. The part number of the test fixture shown in Figure 4-8 Test
fixture mounted bottom view with the pins cut is 739901-002.
A
B
1
AC
AD
8
2
1 2
29 30
29
Rsa
Rs
R1
R2
R4
R1a
R1b
R1c
signal
ground
Probe Pad
no connect &
no pin
Configuration R1
Figure 4-12. Capacitance Fixture Design and Measurement Configuration
(a) Measure the capacitance of the test vehicle mounted on the socket (Figure 4-9 Top view of the Test
vehicle) for the Configuration R1. Call this Csocket_assembly. Export data into the MDS/ADS or
(capture data at frequency specified in item 6 of Table 4-1 Electrical Requirements).
(b) Measure the capacitance of the test vehicle with the pins cut (Figure 4-9 Top view of the Test vehicle)
for the configuration R1. Call this Ctest_vehicle. Measure 30 units. The test vehicle for 30 units must
be chosen from different lots. Use 5 different lots, 6 units from each lot. Export data into MDS/ADS or
(capture data at frequency specified in item 6 of Table 4-1 Electrical Requirements).
(c) For each socket unit, calculate
Csocket = Csocket_assembly Ctest_vehicle
Ctest_vehicle will be subtracted from each Csocket_assembly and the result will be compared with the
spec value for each individual socket unit.
30
4.8.
4.9.
Insulation Resistance
The Insulation Resistance shall be greater than 800 M Ohm when subjected to 500 V DC. The sockets shall
be tested according to EIA-364, Test Procedure 21. The sockets shall be tested unmated and unmounted.
The sample size is 25 contact-to-contact pairs on each of 4 sockets. The contacts shall be randomly chosen.
4.10.
31
AA
AB
AC
AD
AE
AF
26
26
25
25
24
24
23
23
22
22
21
21
20
20
19
19
18
18
479 Pow
wer
Region
ns
17
16
15
14
17
16
15
14
13
13
12
12
11
11
10
10
-I
Thermocouple -
Figure 4-13.
32
AA
AB
AC
+I
AD
AE
AF
5.
Environmental Requirements
Design, including materials, shall be consistent with the manufacture of units that meet the following
environmental reference points.
The reliability targets in this section are based on the expected field use environment for a desktop product.
The test sequence for new sockets will be developed using the knowledge-based reliability evaluation
methodology, which is acceleration factor dependent. A simplified process flow of this methodology can be
seen in Figure 5-1 (below).
Establish the
market/expected use
environment for the
technology
Freeze stressing
requirements and perform
additional data turns
Develop Speculative
stress conditions based on
historical data, content
experts, and literature
search
Perform stressing to
validate accelerated
stressing assumptions and
determine acceleration
factors
7 year life
expectation
10 year life
expectation
Temperature Cycle
THB / HAST
BAKE
33
Use Environment
7 year life
expectation
Power Cycle
7,500 cycles
Mechanical Shock
10 year life
expectation
11,000 cycles
Random Vibration
5.1.
Porosity Test
5.1.1. Porosity Test Method
Use EIA 364, Test Procedure 53A, Nitric acid test. Porosity test to be performed for 20 contacts, randomly
selected per socket, 5 sockets.
5.2.
Plating Thickness
Measure various plating thickness on contact surface per EIA 364, Test Procedure 48, Method C or Method
A. Test to be performed using 20 randomly selected contacts per socket, 5 sockets. No plating thickness
measured shall be less than the minimum plating thickness specified in Section 3.4.3 Contact Area Plating.
5.3.
Solvent Resistance
Requirement: No damage to ink markings if applicable.
EIA 364, Test Procedure 11A.
5.4.
Durability
Per EIA specification 364, test procedure 9, (referenced in EIA 540), the total durability requirement is 20
cycles. The durability testing is performed with 4 separate devices, each undergoing 5 sequential durability
cycles. Measure contact resistance when mated in the 1st and 20th cycles. The package should be removed
at the end of each de-actuation cycle and reinserted into the socket.
34
Design, including materials, shall be consistent with the manufacture of units that meet the following safety
design guidelines:
UL 1950 most current editions
CSA 950 most current edition
EN60 950 most current edition and amendments
IEC60 950 most current edition and amendments
SEMI S2-93 Product Safety Guidelines most current edition and amendments
6.
Documentation Requirements
The socket supplier shall provide Intel with the following documentation:
Multi-Line Coupled SPICE models for socket.
Product design guidelines incorporating the requirements of these design guidelines.
Recommended board layout guidelines for the socket consistent with low cost, high volume printed
circuit board technology.
The test facility shall provide Intel and the supplier with the following document:
Validation testing and test report supporting successful compliance with these design guidelines.
35
7.
Appendix Z.1
36
37
38
39
8.
Appendix Z.2
40
41