Chapter1 Basic Structure of Computers
Chapter1 Basic Structure of Computers
Chapter1 Basic Structure of Computers
Chapter 1. Basic
Structure of Computers
Information Handled by a
Computer
Functional Units
Arithmetic
and
logic
Input
Instructions/machine instructions
Data
Memory
Output
Functional Units
Control
I/O
Processor
Memory Unit
Primary storage
Fast
Programs must be stored in memory while they are being executed
Large number of semiconductor storage cells
Processed in words
Address
RAM and memory access time
Memory hierarchy cache, main memory
3/8/2016
Control Unit
Basic Operational
Concepts
Data
PC
Address
Instructions
Register #
Register
Bank
Register #
Instruction
Memory
A
L
U
Address
Data Memory
Register #
Data
Review
Memory
MAR
MDR
Control
PC
R0
R1
Processor
IR
ALU
Rn -
Registers
3/8/2016
General-purpose register
Memory (address to MAR Read MDR to ALU)
To general-purpose register
To memory (address to MAR, result to MDR Write)
A Typical Instruction
From Essentials of Computer Architecture by Douglas E. Comer. ISBN 0131491792. 2005 Pearson Education, Inc. All rights
reserved.
From Essentials of Computer Architecture by Douglas E. Comer. ISBN 0131491792. 2005 Pearson Education, Inc. All rights
reserved.
3/8/2016
From Essentials of Computer Architecture by Douglas E. Comer. ISBN 0131491792. 2005 Pearson Education, Inc. All rights
reserved.
From Essentials of Computer Architecture by Douglas E. Comer. ISBN 0131491792. 2005 Pearson Education, Inc. All rights
reserved.
From Essentials of Computer Architecture by Douglas E. Comer. ISBN 0131491792. 2005 Pearson Education, Inc. All rights
reserved.
From Essentials of Computer Architecture by Douglas E. Comer. ISBN 0131491792. 2005 Pearson Education, Inc. All rights
reserved.
Interrupt
From Essentials of Computer Architecture by Douglas E. Comer. ISBN 0131491792. 2005 Pearson Education, Inc. All rights
reserved.
3/8/2016
Input
Bus Structures
Output
Memory
Processor
Bus Structure
Figure 1.3.
Single-bus structure.
Single-bus
Speed Issue
Performance
Performance
Performance
Main
memory
Cache
memory
Processor
Bus
3/8/2016
Performance
Processor Clock
N S
R
How to improve T?
Clock Rate
3/8/2016
Compiler
Multiprocessors and
Multicomputers
Multiprocessor computer
Multicomputers