Panel AU Optronics B150XN01 0 (DS)

Product Functional Specification
15 inch XGA Color TFT LCD Module

Model Name : B150XN01
( ) Preliminary Specification
( u ) Final Specification
www.DataSheet.co.kr
Note: This Specification is subject to change without notice.
(C) Copyright AU Optronics, Inc.

August, 2001 All Rights Reserved.
B150XN01 Ver.04
1/1
No Reproduction and Redistribution Allowed.
Datasheet pdf - http://www.DataSheet4U.net/
I. Contents
1.0
Handling Precautions
2.0
General Description
2.1 Characteristics
2.2 Functional Block Diagram
3.0
Absolute Maximum Ratings
4.0
Optical Characteristics
5.0
Signal Interface
5.1 Connectors
5.2 Signal Pin
5.3 Signal Description
5.4 Signal Electrical Characteristics
5.5 Signal for Lamp Connector
6.0
Pixel Format Image
7.0
Parameter Guide Line for CFL Inverter
8.0
Interface Timings
8.1 Timing Characteristics
www.DataSheet.co.kr
8.2 Timing Definition

9.0
Power Consumption
10.0
Power ON/OFF Sequence
11.0
Mechanical Characteristics
II Record of Revision
Version and Date Page
Old description
New Description
0.1. 2001/8/13
All
First Edition for

Customer
All
0.2
2001/10/31
Typical White Luminance Typical White Luminance

200 nit
150 nit
0.3 2002/2/7
6, 9 Typical White Luminance Typical White Luminance

150 nit
180 nit
0.4 2002/4/23
6,9
Remark
Add luminance uniformity

B150XN01 Ver.04
2/2
Datasheet
pdf
http://www.DataSheet4U.ne
www.DataSheet.co.kr

B150XN01 Ver.04
3/3
1.0 Handing Precautions

1) Since front polarizer is easily damaged, pay attention not to scratch it.
2) Be sure to turn off power supply when inserting or disconnecting from input connector.
3) Wipe off water drop immediately. Long contact with water may cause discoloration or
spots.
4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard
surface.
6) Since CMOS LSI is used in this module, take care of static electricity and insure
human earth when handling.
7) Do not open nor modify the Module Assembly.
8) Do not press the reflector sheet at the back of the module to any directions.
9) In case if a Module has to be put back into the packing container slot after once it was
taken out from the container, do not press the center of the CCFL Reflector edge.
Instead, press at the far ends of the CFL Reflector edge softly. Otherwise the TFT
Module may be damaged.
10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor
tilt the Interface Connector of the TFT Module.
11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for
example), do not twist nor bend the TFT Module even momentary. At designing the
enclosure, it should be taken into consideration that no bending/twisting forces are
applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
12) Cold cathode fluorescent lamp in LCD contains a small amount of mercury. Please follow
local ordinances or regulations for disposal.
13) Small amount of materials having no flammability grade is used in the LCD module. The
LCD module should be supplied by power complied with requirements of Limited Power
Source(2.11, IEC60950 or UL1950), or be applied exemption.
14) The LCD module is designed so that the CFL in it is supplied by Limited Current Circuit(2.4,
IEC60950 or UL1950). Do not connect the CFL in Hazardous Voltage Circuit.
www.DataSheet.co.kr

B150XN01 Ver.04
4/4
2.0 General Description

This specification applies to the 15.0 inch Color TFT/LCD Module B150XN01.
This module is designed for a display unit of notebook style personal computer.
The screen format is intended to support the XGA (1024(H) x 768(V)) screen and 262k
colors (RGB 6-bits data driver).
All input signals are LVDS interface compatible.
This module does not contain an inverter card for backlight.
www.DataSheet.co.kr

B150XN01 Ver.04
5/5
2.1 Display Characteristics

The following items are characteristics summary on the table under 25 condition:
ITEMS
Unit
SPECIFICATIONS
Screen Diagonal
[mm]
381
Active Area
[mm]
304.1 X 228.1
Pixels H x V
1024(x3) x 768
Pixel Pitch
[mm]
0.297X0.297
Pixel Arrangement
R.G.B. Vertical Stripe
Display Mode
Normally White
Typical
White
(ICFL=6.0mA)
Luminance [cd/m2]
180 (5 point average)
Luminance Uniformity
1.25 max. (5 pts)

1.65 max. (13pts)
Contrast Ratio
250
Optical Rise Time/Fall Time
[msec]
11/24
Nominal Input Voltage VDD
[Volt]
+3.3 Typ.
Typical Power Consumption

(VDD line + VCFL line)
Weight
[Watt]
5.6
[Grams]
585g typ.
Physical Size
[mm]
315.8 x 240.5 x 6.5 max.
www.DataSheet.co.kr
Electrical Interface
1 channel LVDS
Support Color
Native 262K colors ( RGB 6-bit data

driver )
Temperature Range
Operating
Storage (Shipping)
[oC]
[oC]
0 to +50
-20 to +60

B150XN01 Ver.04
6/6
2.2 Functional Block Diagram

The following diagram shows the functional block of the 15.0 inches Color TFT/LCD
Module:
Backlight Unit
LCD DRIVE
CARD
6bit color
for R/G/B
data
DSPTMG
Vsync
Hsync
LCD
Controller
(3 pairs LVDS)
TFT
1024(R/G/B) x 3
ARRAY/CELL
768
DC-DC
Converter
DTCLK
Ref circuit
(1 pair LVDS)
Y-Driver
VDD
X-Driver
GND
www.DataSheet.co.kr
LCD Connector
JAE
Mating Type
Lamp Connector
JST (2pin)
BHSR-02VS-1
JAE FI-SEB20P-HF13
JAE FI-S20S
Mating Type SM02B-BHSS-1

B150XN01 Ver.04
7/7
3.0 Absolute Maximum Ratings

Absolute maximum ratings of the module is as following:
Item
Symbol
Min
Max
Unit
Conditions
Logic/LCD Drive Voltage
VDD
-0.3
+4.0
[Volt]
Input Voltage of Signal
Vin
-0.3
VDD+0.3
[Volt]
ICFL
Vs
1150
[mA]
rms
Vrms
Operating Temperature
TOP
+50
[ oC]
Note 1
Operating Humidity
HOP
95
[%RH]
Note 1
Storage Temperature
TST
-20
+60
[ oC]
Note 1
Storage Humidity
HST
95
[%RH]
Note 1
G Hz
2hr/axis, X,Y,Z
G ms
Half sine wave
CCFL Current
CCFL Ignition Voltage
Vibration
Shock
1.5 10-500
(random)
220 , 2
www.DataSheet.co.kr
Note 1 : Maximum Wet-Bulb should be 39 and No condensation.

B150XN01 Ver.04
8/8
4.0 Optical Characteristics

The optical characteristics are measured under stable conditions as follows under 25
condition:
Item
Conditions
Typ.
Note
Viewing Angle
K: Contrast Ratio
[degree]
Horizontal (Right)
[degree] K = 10
(Left)
[degree]
Vertical
[degree] K = 10
(Upper)
(Lower)
Contrast ratio
40
40
10
30
250
1.25 max. (5 pts)

1.65 max. (13pts)
Luminance
Uniformity
Response Time
[msec]
Rising
11
15(Max.)
(Room Temp.)
[msec]
Falling
24
30(Max.)
Color
Red
0.566
Chromaticity
Red
0.321
Coordinates (CIE)
Green
0.320
Green
0.537
Blue
0.155
Blue
0.143
White
0.313
White
0.329
www.DataSheet.co.kr
White Luminance
(CCFL 6.0 mA)
[cd/m ]
180 ( 5 points average)

B150XN01 Ver.04
9/9
5.0 Signal Interface

5.1 Connectors
Physical interface is described as for the connector on module.
These connectors are capable of accommodating the following signals and will be following
components.
Connector Name / Designation
For Signal Connector
Manufacturer
JAE
Type / Part Number
FI-SEB20P-HF13
Mating Housing/Part Number
FI-S20S or FI-SE20M or FI-S20S with Shell
Mating Contact/Part Number
FI-C3-A1
Connector Name / Designation
For Lamp Connector
Manufacturer
JST
Type / Part Number
BHSR-02VS-1
Mating Type / Part Number
SM02B-BHSS-1-TB
www.DataSheet.co.kr
5.2 Signal Pin

Pin#
1
3
5
7
9
11
13
15
17
19
Signal Name
VDD
GND
RxIN0GND
RxIN1+
RxIN2GND
RxCLKIN+
NC
GND
Pin#
2
4
6
8
10
12
14
16
18
20
Signal Name
VDD
GND
RxIN0+
RxIN1GND
RxIN2+
RxCLKINGND
RSV
GND

B150XN01 Ver.04
10/10
5.3 Signal Description

The module using a LVDS receiver. LVDS is a differential signal technology for LCD interface
and high speed data transfer device. Transmitter shall be SN75LVDS84 (negative edge
sampling) or compatible.
Pin#
1
2
3
4
5
6
7
8
9
10
11
Signal Name
VDD
VDD
GND
GND
Rxin0Rxin0+
GND
Rxin1Rxin1+
GND
Rxin2-
12
Rxin2+
13
14
15
16
17
18
GND
RxclkRxclk+
GND
NC
Reserved
Description
+3.3V Power Supply
+3.3V Power Supply
Ground
Ground
Negative LVDS differential data input (R0-R5, G0)
Positive LVDS differential data input (R0-R5, G0)
Ground
Negative LVDS differential data input (G1-G5, B0-B1)
Positive LVDS differential data input (G1-G5, B0-B1)
Ground
Negative LVDS differential data input (B2-B5,
HSYNC,VSYNC,DSPTMG)
Positive LVDS differential data input (B2-B5,
HSYNC,VSYNC,DSPTMG)
Ground
Negative LVDS differential clock input
Positive LVDS differential clock input
Ground
Reserved for future use
Reserved for LVDS MFG test
www.DataSheet.co.kr
19
GND
Ground
20
GND
Ground
Note: Input signals shall be low or Hi-Z state when VDD is off.
Internal circuit of LVDS inputs are as following.

B150XN01 Ver.04
11/11
Signal Input
5. RoIN0-
6. RoIN0+
7. RoIN1-
9. RoIN210. RoIN2+
11. RoCLKIN12. RoCLKIN+
13. ReIN0-
14. ReIN0+
15. ReIN1-
SN75LVDS86 OR Compatible
8. RoIN1+
www.DataSheet.co.kr
16. ReIN1+
17. ReIN218. ReIN2+
19. ReCLKIN20. ReCLKIN+
The module uses a 100ohm resistor between positive and negative data lines of
each receiver input

B150XN01 Ver.04
12/12
Signal Name
+RED5
+RED4
+RED3
+RED2
+RED1
+RED0
Description
Red Data 5 (MSB)
Red Data 4
Red Data 3
Red Data 2
Red Data 1
Red Data 0 (LSB)
+GREEN 5
+GREEN 4
+GREEN 3
+GREEN 2
+GREEN 1
+GREEN 0
Red-pixel Data
Green Data 5 (MSB)
Green Data 4
Green Data 3
Green Data 2
Green Data 1
Green Data 0 (LSB)
+BLUE 5
+BLUE 4
+BLUE 3
+BLUE 2
+BLUE 1
+BLUE 0
Green-pixel Data
Blue Data 5 (MSB)
Blue Data 4
Blue Data 3
Blue Data 2
Blue Data 1
Blue Data 0 (LSB)
-DTCLK
Blue-pixel Data
Data Clock
DSPTMG
Display Timing
VSYNC
HSYNC
Vertical Sync
Horizontal Sync
Red-pixel Data
Each red pixel's brightness data consists of
these 6 bits pixel data.
Green-pixel Data
Each green pixel's brightness data consists of
Blue-pixel Data
Each blue pixel's brightness data consists of
The typical frequency is 54.0 MHZ.. The signal

is used to strobe the pixel data and DSPTMG
signals. All pixel data shall be valid at the falling
edge when the DSPTMG signal is high.
This signal is strobed at the falling edge of
-DTCLK. When the signal is high, the pixel data
shall be valid to be displayed.
The signal is synchronized to -DTCLK .
The signal is synchronized to -DTCLK .
www.DataSheet.co.kr
Note: Output signals from any system shall be low or Hi-Z state when VDD is off.
5.4 Signal Electrical Characteristics

Input signals shall be low or Hi-Z state when VDD is off.
It is recommended to refer the specifications of SN75LVDS86DGG(Texas Instruments) in
detail.
Signal electrical characteristics are as follows;

B150XN01 Ver.04
13/13
Parameter
Vth
Condition
Differential Input High
Voltage(Vcm=+1.2V)
Vtl
Differential Input Low

Voltage(Vcm=+1.2V)
Min
-100
LVDS Macro AC characteristics are as follows:

Min.
Clock Frequency (T)
50MHZ
Data Setup Time (Tsu)
600ps
Data Hold Time (Thd)
600ps
Max
Unit
100
[mV]
[mV]
Max.
68MHZ
Input Clock
Input Data
www.DataSheet.co.kr
Tsu
Thd
5.5 Signal for Lamp connector

Pin #
Signal Name
Lamp High Voltage
Lamp Low Voltage
6.0 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

B150XN01 Ver.04
14/14
1022 1023
1st Line
R G B R G B
R G B R G B
768th Line
R G B R G B
R G B R G B
7.0 Parameter guide line for CFL Inverter

Parameter
Min
White Luminance
5 points average
CCFL current(ICFL)
CCFL Frequency(FCFL)
DP-1
Max
Units
Condition
www.DataSheet.co.kr
180
[cd/m2 ]
(Ta=25)
3.0
6.0
7.0
[mA]
rms
(Ta=25)
[KHz]
(Ta=25)
40
50
60
Note 2
Note 3
CCFL Ignition Voltage(Vs)

CCFL Voltage (Reference)
(VCFL)
CCFL Power consumption

(PCFL)
700
4.2
1,150
[Volt]
rms
[Volt]
rms
(Ta= 0)
[Watt]
(Ta=25)
Note 4
(Ta=25)
Note 5
Note 5
Note 1: DP-1 are ADT recommended Design Points.

*1 All of characteristics listed are measured under the condition using the ADT Test inverter.
*2 In case of using an inverter other than listed, it is recommended to check the inverter
carefully. Sometimes, interfering noise stripes appear on the screen, and substandard
luminance or flicker at low power may happen.
B150XN01 Ver.04
15/15
*3 In designing an inverter, it is suggested to check safety circuit ver carefully. Impedance of

CFL, for instance, becomes more than 1 [M ohm] when CFL is damaged.
*4 Generally, CFL has some amount of delay time after applying kick-off voltage. It is
recommended to keep on applying kick-off voltage for 1 [Sec] until discharge.
*5 CFL discharge frequency must be carefully chosen so as not to produce interfering noise
stripes on the screen.
*6 Reducing CFL current increases CFL discharge voltage and generally increases CFL
discharge frequency. So all the parameters of an inverter should be carefully designed so as
not to produce too much leakage current from high-voltage output of the inverter.
Note 2: It should be emplyed the inverter which has Duty Dimming, if ICFL is less than 4mA.
Note 3: CFL discharge frequency should
be carefully determined to avoid interference between inverter and TFT LCD.
Note 4: CFL inverter should be able to give out a power that has a generating capacity of over
1,400 voltage. Lamp units need 1,400 voltage minimum for ignition.
Note 5: Calculator value for reference (ICFLVCFL=PCFL)
8.0 Interface Timings

Basically, interface timings should match the VESA 1024x768 /60Hz (VG901101) manufacturing
guide line timing.
8.1 Timing Characteristics

Symbol
fdck
tck
tx
tacx
tbkx
Hsync
Hsw
Hbp
Hfp
ty
tacy
Vsync
Vw
Vfp
Vbp
Description
DTCLK Frequency
DTCLK cycle time
X total time
X active time
X blank time
H frequency
H-Sync width
H back porch
H front porch
Y total time
Y active time
Frame rate
V-sync Width
V-sync front porch
V-sync back porch
Min
www.DataSheet.co.kr
1206
129
90
2
1
0
771
(55)
2
1
7
Typ
65.00
15.38
1344
1024
320
48.363
136
160
24
806
768
60
6
3
29
Max
2047
1023
61
63
Unit
[MHz]
[nsec]
[tck]
[tck]
[tck]
[KHz]
[tck]
[tck]
[tck]
[tx]
[tx]
[Hz]
[tx]
[tx]
[tx]
Note: Hsw(H-sync width) + Hbp(H-sync back porch) should be less than 515 tck.
8.2 Timing Definition

B150XN01 Ver.04
16/16
tx
H-Sync
Hfp
Hbp
Hsw
DSPTM
G
tacx
V-Sync
3tx
29tx
6tx
DSPTM
G
38tx
768tx
9.0 Power Consumption

www.DataSheet.co.kr
Input power specifications are as follows;

Symble
Parameter
Min
Typ
VDD
Logic/LCD Drive
3.0
3.3
Voltage
PDD
VDD Power
1.26
PDD Max
VDD Power max
380
IDD
IDD Current
IDD Max
IDD Current max
VDDrp
Allowable
Logic/LCD Drive
Ripple Voltage
VDDns
Allowable
Logic/LCD Drive
Ripple Noise
Max
3.6
1.91
580
100
100
Units
[Volt]
Condition
Load Capacitance 20uF
[Watt]
[Watt]
mA
mA
[mV]
p-p
All Black Pattern

Max Pattern Note
All Black Pattern
Max Pattern Note
[mV]
p-p
Note : VDD=3.3V
10. Power ON/OFF Sequence

B150XN01 Ver.04
17/17
VDD power and lamp on/off sequence is as follows. Interface signals are also shown in
the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.
10ms min.
90%
90%
VDD
10%
0V
10%
0 min.
Signals
10%
30ms max.
0 min.
10%
10%
0V
170ms min.
Lamp On
0 min.
10%
10%
0V
www.DataSheet.co.kr

B150XN01 Ver.04
18/18
U
11. Mechanical Characteristics
L
www.DataSheet.co.kr

B150XN01 Ver.04
19/19
www.DataSheet.co.kr

B150XN01 Ver.04
20/20

Panel AU Optronics B150XN01 0 (DS)

Uploaded by

Copyright:

Available Formats

Panel AU Optronics B150XN01 0 (DS)

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Panel AU Optronics B150XN01 0 (DS)

Uploaded by

Copyright:

Available Formats

Product Functional Specification

15 inch XGA Color TFT LCD Module

Note: This Specification is subject to change without notice.

(C) Copyright AU Optronics, Inc.

Absolute Maximum Ratings

Pixel Format Image

Parameter Guide Line for CFL Inverter

8.2 Timing Definition

Power ON/OFF Sequence

First Edition for

Typical White Luminance Typical White Luminance

6, 9 Typical White Luminance Typical White Luminance

Add luminance uniformity

(C) Copyright AU Optronics, Inc.

(C) Copyright AU Optronics, Inc.

1.0 Handing Precautions

(C) Copyright AU Optronics, Inc.

2.0 General Description

(C) Copyright AU Optronics, Inc.

2.1 Display Characteristics

R.G.B. Vertical Stripe

180 (5 point average)

1.25 max. (5 pts)

Optical Rise Time/Fall Time

Nominal Input Voltage VDD

Typical Power Consumption

315.8 x 240.5 x 6.5 max.

Native 262K colors ( RGB 6-bit data

(C) Copyright AU Optronics, Inc.

2.2 Functional Block Diagram

Mating Type SM02B-BHSS-1

(C) Copyright AU Optronics, Inc.

3.0 Absolute Maximum Ratings

Logic/LCD Drive Voltage

Input Voltage of Signal

Half sine wave

Note 1 : Maximum Wet-Bulb should be 39 and No condensation.

(C) Copyright AU Optronics, Inc.

4.0 Optical Characteristics

1.25 max. (5 pts)

(C) Copyright AU Optronics, Inc.

5.0 Signal Interface

Type / Part Number

Mating Housing/Part Number

FI-S20S or FI-SE20M or FI-S20S with Shell

Mating Contact/Part Number

Connector Name / Designation

For Lamp Connector

Type / Part Number

Mating Type / Part Number

5.2 Signal Pin

(C) Copyright AU Optronics, Inc.

5.3 Signal Description

(C) Copyright AU Optronics, Inc.

(C) Copyright AU Optronics, Inc.

The typical frequency is 54.0 MHZ.. The signal

5.4 Signal Electrical Characteristics

(C) Copyright AU Optronics, Inc.

Differential Input Low