Datasheet RTL Display CTRL

RTD2013B
Realtek
RTD2523B Series
RTD2523B/2513B/2023B/2013B
Flat Panel Display Controller
Fully Technology
Revision
Version 1.01
Last updated: 2005/3/1
www.DataSheet.net/
Datasheet pdf - http://www.DataSheet4U.co.kr/
Realtek
RTD2523B Series
1. FEATURES............................................................................................................................................................................ 6
2. CHIP DATA PATH BLOCK DIAGRAM ...........................................................................................................................18
3. Architecture.19
4. FUNCTIONAL DESCRIPTION.........................................................................................................................................20
4.1 INPUT ...............................................................................................................................................................................20
Digital Input (ITU 656).....................................................................................................................................................20
Analog Input .....................................................................................................................................................................22
TMDS Input (Optional).....................................................................................................................................................22
Input Capture Window ......................................................................................................................................................23
4.2 OUTPUT TIMING ...............................................................................................................................................................24
Display Output Timing......................................................................................................................................................24
Display Active Window .....................................................................................................................................................27
4.3 COLOR PROCESSING .........................................................................................................................................................28
4.4 OSD & COLOR LUT ........................................................................................................................................................28
Build-In OSD ....................................................................................................................................................................28
Color LUT & Overlay Port...............................................................................................................................................28
4.5 AUTO-ADJUSTMENT .........................................................................................................................................................30
Auto-Position ....................................................................................................................................................................30
Auto-Tracking ...................................................................................................................................................................30
4.6 PLL SYSTEM ....................................................................................................................................................................30
DCLK PLL ........................................................................................................................................................................30
M2PLL ..............................................................................................................................................................................31
ADC Pixel Sampling PLL .................................................................................................................................................31
4.7 HOST INTERFACE ..............................................................................................................................................................32
Parallel/Serial Port Determination: .................................................................................................................................32
Host Interface Location Determination:...........................................................................................................................32
Double Data Rate Serial/Parallel Interface: ....................................................................................................................33
4.9 THE PROGRAMMABLE SCHMITT TRIGGER OF HSYNC .....................................................................................................35
4.10 CRYSTAL FREQUENCY OUTPUT ......................................................................................................................................35
www.DataSheet.net/
THIS PAGE IS LEFT FOR BLANK5. REGISTER DESCRIPTION .................................................................................36

5. REGISTER DESCRIPTION...............................................................................................................................................37
GLOBAL EVENT FLAG .............................................................................................................................................................37
INPUT VIDEO CAPTURE ..........................................................................................................................................................40
Capture Format ................................................................................................................................................................40
Input Frame Window (All capture window setting unit is 1).............................................................................................44
FIFO Window ...................................................................................................................................................................47
DIGITAL FILTER ......................................................................................................................................................................47
SCALING UP FUNCTION ..........................................................................................................................................................49
SCALING DOWN CONTROL .....................................................................................................................................................54
DISPLAY FORMAT ...................................................................................................................................................................56
FRAME SYNC FINE TUNE ........................................................................................................................................................61
DISPLAY FINE TUNE ...............................................................................................................................................................62
SYNC PROCESSOR...................................................................................................................................................................64
Y-PB-PR CONTROL .................................................................................................................................................................66
COLOR PROCESSOR CONTROL ................................................................................................................................................71
Brightness Coefficient:......................................................................................................................................................72
Contrast Coefficient:.........................................................................................................................................................73
Gamma Control ................................................................................................................................................................73
Dithering Control..............................................................................................................................................................74
OVERLAY/COLOR PALETTE/BACKGROUND COLOR CONTROL ................................................................................................77
IMAGE AUTO FUNCTION .........................................................................................................................................................78
VIDEO (COLOR SPACE CONVERSION) .....................................................................................................................................82
EMBEDDED TIMING CONTROLLER ..........................................................................................................................................84
Anti-Flicker Control..........................................................................................................................................................86
2
Realtek
RTD2523B Series
RSDS Display Data Bus Control ......................................................................................................................................87

TCON Horizontal/Vertical Timing Setting ........................................................................................................................87
Dot masking ......................................................................................................................................................................90
CONTROL FOR LVDS .............................................................................................................................................................93
PIN SHARE ..............................................................................................................................................................................97
EMBEDDED OSD ..................................................................................................................................................................100
RESET OUT AND PANEL SWITCH MOS CONTROL .................................................................................................................101
SCHMITT TRIGGER CONTROL ...............................................................................................................................................101
PHASE-LOCK-LOOP (PLL) ...................................................................................................................................................103
DDS Setting for ADC ......................................................................................................................................................103
ADC PLL1 ......................................................................................................................................................................107
ADC PLL2 ......................................................................................................................................................................108
DISPLAY PLL ................................................................................................................................................................. 111
MULTIPLY PLL FOR INPUT CYRSTAL ........................................................................................................................113
PLL TEST........................................................................................................................................................................114
DCLK SPREAD SPECTRUM ..................................................................................................................................................115
EMBEDDED TMDS (OPTIONAL ) ..........................................................................................................................................118
HDCP (ONLY IN H SERIES) ..................................................................................................................................................128
WATCH DOG .........................................................................................................................................................................132
MACRO VISION ....................................................................................................................................................................133
EMBEDDED ADC..................................................................................................................................................................134
CYCLIC-REDUNDANT-CHECK ...............................................................................................................................................140
DDC SPECIAL FUNCTION ACCESS (DDC/CI) .......................................................................................................................141
DDC CHANNEL (ADC/DVI) ................................................................................................................................................144
EMBEDDED OSD ..................................................................................................................................................................146
6. ELECTRIC SPECIFICATION.........................................................................................................................................186
DC CHARACTERISTICS .........................................................................................................................................................186
7. MECHANICAL SPECIFICATION..................................................................................................................................187
www.DataSheet.net/
3
Realtek
Revision History
Ver 1.01
1/3/2005
RTD2523B Series
Initial release
www.DataSheet.net/
4
Realtek
RTD2523B Series
Overview
Realtek RTD2523B series products are all-in-one LCD monitor controllers support up to
SXGA/XGA(optional), and integrate Realtek high performance ADC, TMDS Rx(optional), scaling
engine, OSD engine, LVDS TX, RSDS TX and so on. Moreover, all products are pin compatible in
low pin count package to save cost and make the design easier .The RTD2523B series derivative
pin compatible products are listed below by application:
Part Number
RTD2523B
RTD2513B
RTD2023B
RTD2013B
RTD2523BH
RTD2513BH
ADC
160MHz
110MHz
160MHz
110MHz
160MHz
110MHz
DVI HDCP Resolution

Output
Package
Yes
No
SXGA
LVDS/RSDS/TTL 128 PQFP
Yes
No
XGA
No
No
SXGA
No
No
XGA
Yes
Yes
SXGA
Yes
Yes
XGA
Note:
The following datasheet will take RTD2523B as an example and if it exists any optional feature not supported in all
RTD2523B series products, we will mark optional after it.
www.DataSheet.net/
5
Realtek
RTD2523B Series
1. Features
General
l
l
l
l
l
l
l
Embedded dual DDC with DDC1/2B/CI, fully

compatible with Portrait Display
Zoom scaling up and down
No external memory required.
Require only one crystal to generate all timing.
Programmable 3.3V/5V detection reset output.
Embedded crystal output to micro-controller.
3 channels 8 bits PWM output, and wide range
selectable PWM frequency.
Color Processor
l
l
l
l
l
l
l
Analog RGB Input Interface

l
l
l
l
l
l
Output Interface
Integrated 8-bit triple-channel 165/110 Mhz

(Optional)ADC/PLL
Embedded programmable Schmitt trigger of
HSYNC
Support Sync On Green (SOG) and various kinds
of composite sync modes
On-chip high-performance hybrid PLLs
High resolution true 64 phase ADC PLL
Support 2 Analog input support switch
l
l
l
l
l
l
Digital Video Input Interface

l
l
www.DataSheet.net/
l
l
l
l
l
l
l
l
l
l
l
Input format detection

Compatibility with standard VESA mode and
support user-defined mode
Smart engine for Phase/Image position/Color
calibration
l
l
command and fonts

Support multi-color RAM font, 1, 2 and 4-bit per
pixel
16 color palette with 24bit true color selection
Maximum 8 window with alpha-blending/
gradient/dynamic fade-in/fade-out, bordering/
shadow/3D window type
Every window can place anywhere on the screen
Rotary 90,180,270 degree
Independent row shadowing/bordering
Programmable blinking effects for each character
OSD-made internal pattern generator for factory
mode
Support 12x18~4x18 proportional font
Power & Technology

l 3.3V power supplier
l 0.18um CMOS process, 128-pin QFP package
l Embedded 3.3V to 1.8V voltage regulator
l Embedded 3.3V MOS panel switch
Scaling
l
l
l
Embedded OSD
l Embedded 12K SRAM dynamically stores OSD
l
Single link on-chip TMDS receiver

Long cable 25M support to 135Mhz, 165Mhz
with typical length (2M)
Adaptive algorithm for TMDS capability
Data enable only mode support
High-Bandwidth Digital Content Protection
(HDCP) (Only in H version)
Enhanced protection of HDCP secret key
(Only in H version)
Auto Detection /Auto Calibration

l
l
Fully programmable display timing generator

Flexible data pair swapping for easier system
design.
Programmable TCON function support
Multi-output interface (RSDS/LVDS/TTL)on
single PCB
Spread-Spectrum DPLL to reduce EMI
Fixed Last Line output for perfect panel
capability
Host Interface
l Support MCU serial/parallel bus interface.
l Support MCU dual edge data latch.
Support 8-bit video (ITU 656) format input

Built-in YUV to RGB color space converter
(ITU656 or ITU601) & de-interlace
DVI Compliant Digital Input Interface

(Optional)
l
l
True 10 bits color processing engine

sRGB compliance
Advanced Dithering logic for 18-bit panel color
depth enhancement
Content adaptive edge enhancement.
Dynamic overshoot-smear canceling engine
Brightness and contrast control
Programmable 10-bit gamma support
Fully programmable zoom ratios

Independent horizontal/vertical scaling
Advanced zoom algorithm provides high image
quality
Sharpness/Smooth filter enhancement
Support non-linear scaling from 4:3 to 16:9 or
16:9 to 4:3
6
RTD2523B Series
RTD2523B
www.DataSheet.net/
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
NC
NC
NC
NC
NC
NC
NC
NC
TXO0TXO0+
TXO1TXO1+
TXO2TXO2+
TXOCTXOC+
TXO3TXO3+
PGND
PVCC
TXE0TXE0+
TXE1TXE1+
TXE2TXE2+
TXECTXEC+
TXE3TXE3+
NC
NC
NC
NC
NC
NC
NC
NC
V0
VCLK
NC
NC
NC
NC
NC
GNDK
VCCK
PWM1/COUT
PWM2
DDCSCL1
DDCSDA1
SDIO[0]
SDIO[1]
SDIO[2]
SDIO[3]
SCSB
SCLK
BJT_B
PVCC
PGND
NC
NC
NC
NC
Optional
APLL_GND
APLL_VDD
PLL_TEST1/PWM0
PLL_TEST2/PWM1
TMDS_TST/PWM0
REXT
TMDS_VDD
RX0P/RX2P
RX0N/RX2N
TMDS_GND
RX1P
RX1N
TMDS_VDD
RX2P/RX0P
RX2N/RX0N
TMDS_GND
RXCP
RXCN
AVS0
AHS0
ADC_VDD
ADC_GND
B0+
B0SOG0
G0+
G0R0+
R0V7
V6
V5
V4
V3
V2
V1
ADC_GND
ADC_VDD
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
XI
XO
DPLL_GND
DPLL_VDD
33VRST_REF
RESET_OUT
PWM0
DDCSCL2/VCLK
DDCSDA2/V7
SCLK/V6
SCSB/V5
GNDK
VCCK
SDIO[3]/V4
SDIO[2]/V3
SDIO[1]/V2
SDIO[0]/V1
V0
COUT
33VPNLOUT
PVCC
PGND
NC
NC
NC
NC
Realtek
A+ D+ Video with LVDS
7
RTD2523B Series
www.DataSheet.net/
RTD2523B
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
AR3N
AR3P
AG1N
AG1P
AG2N
AG2P
NC
NC
AG3N
AG3P
ACLKN
ACLKP
AB1N
AB1P
AB2N
AB2P
AB3N
AB3P
PGND
PVCC
BR1N
BR1P
BR2N
BR2P
BR3N
BR3P
BG1N
BG1P
BG2N
BG2P
NC
NC
BG3N
BG3P
BCLKN
BCLKP
BB1N
BB1P
V0
VCLK
NC
NC
NC
NC
NC
GNDK
VCCK
PWM1/TCON0/COUT
PWM2/TCON1/TCON7
DDCSCL1/TCON4
DDCSDA1/TCON9
SDIO[0] /TCON13
SDIO[1]/TCON7
SDIO[2]/TCON11
SDIO[3]/TCON0
SCSB/TCON12
SCLK/TCON3
BJT_B
PVCC
PGND
BB3P
BB3N
BB2P
BB2N
Optional
APLL_GND
APLL_VDD
PLL_TEST1/TCON0/TCON3/PWM
PLL_TEST2/TCON1/TCON12/PWM
0
1
TMDS_TST/PWM0/TCON2
REXT
TMDS_VDD
RX0P/RX2P
RX0N/RX2N
TMDS_GND
RX1P
RX1N
TMDS_VDD
RX0P
RX0N
TMDS_GND
RXCP
RXCN
AVS0
AHS0
ADC_VDD
ADC_GND
B0+
B0SOG0
G0+
G0R0+
R0V7
V6
V5
V4
V3
V2
V1
ADC_GND
ADC_VDD
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
XI
XO
DPLL_GND
DPLL_VDD
33VRST_REF
RESET_OUT
TCON9/PWM0
DDCSCL2/VCLK/TCON4
DDCSDA2/V7/TCON6
SCLK/V6/TCON3
SCSB/V5/TCON7
GNDK
VCCK
SDIO[3]/V4/TCON9
SDIO[2]/V3/TCON5
SDIO[1]/V2/TCON8
SDIO[0]/V1/TCON10
V0/TCON2
TCON13/COUT
33VPNLOUT
PVCC
PGND
AR1N
AR1P
AR2N
AR2P
Realtek
A+ D+ Video with Type-III RSDS
8
RTD2523B Series
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
XI
XO
DPLL_GND
DPLL_VDD
33VRST_REF
RESET_OUT
TCON9/PWM0
DDCSCL2/VCLK/TCON4
DDCSDA2/V7/TCON6
SCLK/V6/TCON3
SCSB/V5/TCON7
GNDK
VCCK
SDIO[3]/V4/TCON9
SDIO[2]/V3/TCON5
SDIO[1]/V2/TCON8
SDIO[0]/V1/TCON10
V0/TCON2
TCON13/COUT
33PNLOUT
PVCC
PGND
NC
NC
NC
NC
Realtek
RTD2523B
www.DataSheet.net/
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
NC
NC
TCON0
TCON1
TCON2
TCON3
NC
NC
TCON4
TCON5
TCON6
TCON7
TCON8
TCON9
TCON10
TCON11
TCON12
TCON13
PGND
PVCC
BR1N
BR1P
BR2N
BR2P
BR3N
BR3P
BG1N
BG1P
BG2N
BG2P
NC
NC
BG3N
BG3P
BCLKN
BCLKP
BB1N
BB1P
V0
VCLK
NC
NC
NC
NC
NC
GNDK
VCCK
PWM1/TCON0/COUT
PWM2/TCON1/TCON7
DDCSCL1/TCON4
DDCSDA1/TCON9
SDIO[0] /TCON13
SDIO[1]/TCON7
SDIO[2]/TCON11
SDIO[3]/TCON0
SCSB/TCON12
SCLK/TCON3
BJT_B
PVCC
PGND
BB3P
BB3N
BB2P
BB2N
Optional
APLL_GND
APLL_VDD
PLL _TEST1/TCON0/TCON3/PWM0
PLL _TEST2/TCON1/TCON12/PWM1
TMDS_TST/PWM 0/TCON2
REXT
TMDS_VDD
RX2P
RX2N
TMDS_GND
RX1P
RX1N
TMDS_VDD
RX0P
RX 0N
TMDS_GND
RXCP
RXCN
AVS0
AHS0
ADC_VDD
ADC_GND
B0+
B0SOG0
G0+
G0R0+
R0V7
V6
V5
V4
V3
V2
V1
ADC_GND
ADC_VDD
A+ D+ Video with Type I RSDS/8TCONs1 output
For CPT panel, output interface has 7 TCON pins, for Hannstar panel, it has 8 output TCON pins.
9
RTD2523B Series
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
XI
XO
DPLL_GND
DPLL_VDD
33VRST_REF
RESET_OUT
PWM0
DDCSCL2/VCLK/DENA
DDCSDA2/V7
SCLK/V6
SCSB/V5
GNDK
VCCK
SDIO[3]/V4
SDIO[2]/V3/DDCSDA2
SDIO[1]/V2/DDCSCL2
SDIO[0]/V1/PWM2
V0/PWM1
COUT
33VPNLOUT
PVCC
PGND
ARED2
ARED3
ARED4
ARED5
Realtek
RTD2523B
www.DataSheet.net/
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
ARED6
ARED7
AGRN2
AGRN3
AGRN4
AGRN5
NC
NC
AGRN6
AGRN7
NC
ACLK
ABLU2
ABLU3
ABLU4
ABLU5
ABLU6
ABLU7
PGND
PVCC
BRED2
BRED3
BRED4
BRED5
BRED6
BRED7
BGRN2
BGRN3
BGRN4
BGRN5
NC
NC
BGRN 6
BGRN 7
NC
BCLK
BBLU2
BBLU3
V0
VCLK
NC
NC
NC
NC
NC
GNDK
VCCK
PWM 1/COUT
DVS/PWM 2
DDCSCL1
DDCSDA1
SDIO[0]
DENA/SDIO[1]
DHS/SDIO[2]
SDIO[3]
SCSB
SCLK
BJ T_B
PVCC
PGND
BBLU7
BBLU6
BBLU5
BBLU4
Optional
APLL_GND
APLL_VDD
PLL _TEST1/DVS/PWM0
PLL _TEST2/DHS/PWM1
TMDS_TST/PWM 0
REXT
TMDS_VDD
RX2P
RX2N
TMDS_GND
RX1P
RX1N
TMDS_VDD
RX0P
RX0N
TMDS_GND
RXCP
RXCN
AVS0
AHS0
ADC_VDD
ADC_GND
B0+
B0SOG0
G0+
G0R0+
R 0V7
V6
V5
V4
V3
V2
V1
ADC_GND
ADC_VDD
A+ D+ Video with H/V/DEN 6-bit TTL
10
RTD2523B Series
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
XI
XO
DPLL_GND
DPLL_VDD
33VRST_REF
RESET_OUT
PWM0
DDCSCL2/DENA
DDCSDA2/DCLK
SCLK
SCSB
GNDK
VCCK
SDIO[3]
AGRN0
AGRN1
ARED0
ARED1
COUT
33VPNLOUT
PVCC
PGND
ARED2
ARED3
ARED4
ARED5
Realtek
RTD2523B
www.DataSheet.net/
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
ARED6
ARED7
AGRN2
AGRN3
AGRN4
AGRN5
NC
NC
AGRN6
AGRN7
ABLU0
ABLU1
ABLU2
ABLU3
ABLU4
ABLU5
ABLU6
ABLU7
PGND
PVCC
BRED 2
BRED 3
BRED 4
BRED 5
BRED 6
BRED 7
BGRN 2
BGRN 3
BGRN4
BGRN5
NC
NC
BGRN6
BGRN7
BBLU 0
BBLU 1
BBLU2
BBLU3
V0
VCLK
NC
NC
NC
NC
NC
GNDK
VCCK
DHS/PWM1/COUT
DVS/PWM2
DDCSCL1
DDCSDA1
DCLK
DENA
BGRN0
BGRN1
BRED0
BRED1
BJT_B
PVCC
PGND
BBLU7
BBLU6
BBLU5
BBLU4
Optional
APLL_GND
APLL_VDD
PLL_TEST1/DVS/PWM0
PLL_TEST2/DHS/PWM1
TMDS_TST/PWM 0
REXT
TMDS_VDD
RX2P
RX2N
TMDS_GND
RX1P
RX1N
TMDS_VDD
RX0P
RX0N
TMDS_GND
RXCP
RXCN
AVS0
AHS0
ADC_VDD
ADC_GND
B0+
B0SOG0
G0+
G0R0+
R0V7
V6
V5
V4
V3
V2
V1
ADC_GND
ADC_VDD
A+ D+ Video with H/V/DEN 8-bit TTL
11
RTD2523B Series
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
XI
XO
DPLL_GND
DPLL_VDD
33VRST_REF
RESET_OUT
PWM0
DDCSCL2/DENA
DDCSDA2/DCLK
SCLK
SCSB
GNDK
VCCK
SDIO[3]
AGRN0
AGRN1
ARED0
ARED1
COUT
33VPNLOUT
PVCC
PGND
ARED2
ARED3
ARED4
ARED5
Realtek
RTD2523B
www.DataSheet.net/
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
ARED6
ARED7
AGRN2
AGRN3
AGRN4
AGRN5
NC
NC
AGRN6
AGRN7
ABLU0
ABLU1
ABLU2
ABLU3
ABLU4
ABLU5
ABLU6
ABLU7
PGND
PVCC
BRED 2
BRED 3
BRED 4
BRED 5
BRED 6
BRED 7
BGRN 2
BGRN 3
BGRN4
BGRN5
NC
NC
BGRN6
BGRN7
BBLU 0
BBLU 1
BBLU2
BBLU3
V0
VCLK
NC
NC
NC
NC
NC
GNDK
VCCK
DHS/PWM1/COUT
DVS/PWM2
DDCSCL1
DDCSDA1
DCLK
DENA
BGRN0
BGRN1
BRED0
BRED1
BJT_B
PVCC
PGND
BBLU7
BBLU6
BBLU5
BBLU4
Optional
APLL_GND
APLL_VDD
PLL_TEST1/DVS/PWM0
PLL_TEST2/DHS/PWM1
TMDS_TST/PWM 0
REXT
TMDS_VDD
RX2P
RX2N
TMDS_GND
RX1P
RX1N
TMDS_VDD
RX0P
RX0N
TMDS_GND
RXCP
RXCN
AVS0
AHS0
ADC_VDD
ADC_GND
B0+
B0SOG0
G0+
G0R0+
R0V7
V6
V5
V4
V3
V2
V1
ADC_GND
ADC_VDD
A+ D+ Video with smart panel 6-bit TTL
12
Realtek
(I/O Legend:
n
RTD2523B Series
A = Analog, I = Input, O = Output, P = Power, G = Ground)
INPUT PORT
Name
I/O
No
Description
AG
AG
AI
AI
AI
AI
AI
AI
AI
AP
AP
AI/I
AI/I
AI/I
AI/I
AI/I
AI/I
AI/I
AI/I
AI/I
I
22
37
23
24
25
26
27
28
29
21
38
30
31
32
33
34
35
36
39
40
19
20
ADC Ground
ADC Ground
1st Positive BLUE analog input (Pb+)
1st Negative BLUE analog input (Pb-)
1st Sync on Green
1st Positive GREEN analog input (Y+)
1st Negative GREEN analog input (Y-)
1st Positive RED analog input (Pr+)
1st Negative RED analog input (Pr-)
ADC Power
ADC Power
Video8 bit 7
Video8 bit 6
Video8 bit 5
Video8 bit 4
Video8 bit 3
Video8 bit 2
Video8 bit 1
Video8 bit 0
Video8 Clock
ADC vertical sync input
5V tolerance
Power from PIN 13
ADC horizontal sync input
Adjustable Schmidt trigger 5V tolerance
Power from PIN 13
Pin No
Description
XO
XI
I/O
AO
AI
127
128
DPLL_GND
DPLL_VDD
APLL_VDD
PLL_TEST1
AG
AP
AP
I/O
126
125
2
3
PLL_TEST2
I/O
APLL_GND
AG
Crystal OSC output

Reference clock input from external crystal
or from single-ended CMOS/TTL OSC
Ground for display digital PLL
Power for digital PLL
Power for multi-phase PLL
Test Pin 1
Power-on-latch for MCU crystal location
Test Pin 2
Power-on-latch for crystal in frequency
Ground for multi-phase PLL
I/O
I/O
I/O
I/O
I/O
Pin No
52/112
53/113
54/114
55/115
O
O
56/118
57/119
ADC_GND
ADC_GND
B0+
B0SOG0
G0+
G0R0+
R0ADC_VDD
ADC_VDD
V7
V6
V5
V4
V3
V2
V1
V0
VCLK
AVS0
Note
(1.8V)
(1.8V)
www.DataSheet.net/
AHS0
PLL
Name
Note
3.3V
tolerance
3.3V
3.3V
M2PLL
Selection
Host interface
Name
SDIO[0]
SDIO[1]
SDIO[2]
SDIO[3]
SCSB
SCLK
Description
Parallel port data [0] (Open drain)LSB
Parallel port data [1] (Open drain)
Parallel port data [2] (Open drain)
Serial control I/F data in or Parallel port
data [3] (Open drain) MSB
Serial control I/F chip select (Open drain)
Serial control I/F clock (Open drain)
Note
13
Realtek
n
TMDS: (Optional)
Name
I/O
Pin No
TMDS_TST
AIO
REXT
TMDS_VDD
RX2P
RX2N
TMDS_GND
RX1P
RX1N
TMDS_VDD
RX0P
RX0N
TMDS_GND
RXCP
RXCN
AI
AP
AI
AI
AG
AI
AI
AP
AI
AI
AG
AI
AI
6
7
8
9
10
11
12
13
14
15
16
17
18
Description
TMDS_TEST Pin
Power-on-latch for host interface type
Impedance Match Reference.
TMDS power
Differential Data Input
TMDS ground
TMDS power
TMDS ground
Note
(3.3V)
(3.3V)
Pad/Digital Power & Ground

Name
Pad 3.3V Power
Pad 3.3V Ground
Digital 1.8V Power
Digital 1.8V Ground
RTD2523B Series
I/O
Pin No
P
G
P
G
59/83/108
60/84/107
47/116
46/117
Description
PVCC
PGND
VCCK
GNDK
LVDS Display Interface

Name
I/O
No
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
73
74
75
76
77
78
79
80
81
82
85
86
87
88
89
90
91
92
93
94
Description
www.DataSheet.net/
TXE3+
TXE3TXEC+
TXECTXE2+
TXE2TXE1+
TXE1TXE0+
TXE0TXO3+
TXO3TXOC+
TXOCTXO2+
TXO2TXO1+
TXO1TXO0+
TXO0-
RSDS Display Interface

Name
BB3P
BB3N
BB2P
BB2N
I/O
No
O
O
O
O
61
62
63
64
Description
14
Realtek
RTD2523B Series
BB1P
BB1N
BCLKP
BCLKN
BG3P
BG3N
BG2P
BG2N
BG1P
BG1N
BR3P
BR3N
BR2P
BR2N
BR1P
BR1N
AB3P
AB3N
AB2P
AB2N
AB1P
AB1N
ACLKP
ACLKN
AG3P
AG3N
AG2P
AG2N
AG1P
AG1N
AR3P
AR3N
AR2P
AR2N
AR1P
AR1N
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
65
66
67
68
69
70
73
74
75
76
77
78
79
80
81
82
85
86
87
88
89
90
91
92
93
94
97
98
99
100
101
102
103
104
105
106
I/O
No
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
61
62
63
64
65
66
67
68
69
70
73
74
75
76
55
www.DataSheet.net/
TTL 8/6 bits Interface

Name
BBLU7
BBLU6
BBLU5
BBLU4
BBLU3
BBLU2
BBLU1/NC
BBLU0/NC
BGRN7
BGRN6
BGRN5
BGRN4
BGRN3
BGRN2
BGRN1/NC
Description
15
Realtek
BGRN0/NC
BRED7
BRED6
BRED5
BRED4
BRED3
BRED2
BRED1/NC
BRED0/BCLK
ABLU7
ABLU6
ABLU5
ABLU4
ABLU3
ABLU2
ABLU1/ACLK
ABLU0/NC
AGRN7
AGRN6
AGRN5
AGRN4
AGRN3
AGRN2
AGRN1/NC
AGRN0/NC
ARED7
ARED6
ARED5
ARED4
ARED3
ARED2
ARED1/NC
ARED0/NC
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
54
77
78
79
80
81
82
57
56
85
86
87
88
89
90
91
92
93
94
97
98
99
100
113
114
101
102
103
104
105
106
111
112
www.DataSheet.net/
Timing Controller
Name
TCON0
TCON1
TCON2
TCON3
TCON4
TCON5
TCON6
TCON7
TCON8
TCON9
TCON10
TCON11
TCON12
TCON13
RTD2523B Series
I/O
No
O
O
O
O
O
O
O
O
O
O
O
O
O
O
3/55/47/100
49/99/4
5/98/111
3/57/97/119
50/94/110/121
93/114
92/120
49/52/91/118
90/113
51/89/115/122
88/112
54/87
4/56/86
52/85
Description
I/O
No
Description
50
Open drain (Internal 75K pull high)
Refer to Pin share part.
DDC Channel
Name
DDCSCL1(ADC)
16
Realtek
DDCSDA1(ADC)
DDCSCL2(DVI)
DDCSDA2(DVI)
51
121
120

I/O
No
Description
O
O
O
3/5/122
4/48/111
49/112
I/O
No
RESET_OUT
123
COUT
33VRST_REF
33VPNLOUT
BJT_B
O
I
O
O
110/48
124
109
58
Name
MISC
Name
I/O
I
I/O
PWM
PWM0
PWM1
PWM2
RTD2523B Series
Description
Reset out
Open drain (Internal 75KOhm high)
Crystal out
Reference 3.3V for Reset Out
Panel on/off switch out (Max current driving 1A)
Embedded regulator P type BJT control pin out
Crystal out pin out decision table

Host interface
MCU location
Crystal pin out
Parallel
Left
110 or 48
Serial
Left
110 or 48
Parallel
Right
110 or 48
Serial
Right
110 or 48
www.DataSheet.net/
The Crystal OUT can be output from PIN48 or PIN110, and then turn off one of them.
Power on latch pins:

TMDS_TST(PIN 5) Host interface selection (1 for parallel, 0 for serial)
PLL_TEST1(PIN 3) RTD Host Interface location selection (1 for 112-115,118/119, 0 for 52-57)
PLL_TEST2 (PIN 4) Crystal in frequency adoption (1 for 1X of crystal in, 0 for 2X of crystal in M2PLL)
17
Realtek
RTD2523B Series
2. Chip Data Path Block Diagram
ADC/YPrPb
DVI
VGIP
Digital
Filter
YUV/RGB
Scaling
Down
256 pixel
FIFO
Video 8
Scaling Up
sRGB
Contrast/
Brightness
Mixer
Gamma/
Dithering
TTL/
LVDS/
RSDS
OSD
www.DataSheet.net/
18
Realtek
RTD2523B Series
3. Architecture
Y
RSDS/LVDS/TTL PANEL
PANEL VCC
Pb
Pr
R
G
B
RTD2523B
DVI
RESET OUT
MCU
5 to 3.3
Regulator
Video
Decoder
CVBS
5V Power
Source
www.DataSheet.net/
RST
RST
Buffer
Buffer
XI
MCU
RTD2523B
COUT
MCU
RTD2523B
RST
Buffer
MCU
COUT
RTD2523B
Figure 1
19
Realtek
RTD2523B Series
4. Functional Description
4.1 Input
Digital Input (ITU 656)
RTD is designed to connect the interface of digital signal from video decoder. Input data is latched
within a capture window defined in registers. The timing scheme designed for input devices are
showed in the following diagram.
There are not H syncV sync signals provided by the video decoder with ITU BT.656, these
synchronal signals have to be generated by decoding the EAV & SAV timing reference signals.
VGBCLK
xxx
VGB_R(Byte)
U0
Y0
V0
Y1
U2
www.DataSheet.net/
Figure 2
Input YUV 4:2:2(8-bits) Timing
Only 254 of possible 256 8-bit words may be used to express a signal value, 0 and 255 are
reserved for data identification purposes. Video 8 data stream is as below:
Blanking
Timing reference
period
code
80
10
720 pixels YUV 422 DATA
Timing reference
Blanking
code
period
FF 00 00 SAV Cb0 Y0 Cr0 Y1 Cb2 Y2 Cr718 Y719 FF 00 00
EAV 80 10
Cbn: U(B-Y) colour difference component

Yn : luminance component
Crn: V(R-Y) colour difference component
SAV/EAV format
Bit 7
Bit 6(F)
Bit 5(V)
Bit 4(H)
Bit
Bit
Bit
Bit
3(P3)
2(P2)
1(P1)
0(P0)
20
Realtek
1
Field bit
1st field F=0
2nd field F=1
RTD2523B Series
Vertical blanking bit V=1 H=0 in SAV Protection bits
Active video V=0
H=1 in EAV
Hardware can recognize the occurrence of EAV & SAV by detecting the 0xff , 0x00 , 0x00 data
sequence, and then generate the HsyncVsyncField signals internally by decoding the fourth
word of the timing reference signal(EAVSAV). F & V change state synchronously with the
EAV(End of active video) reference code at the beginning of the digital line.
Bits P0, P1, P2, P3, have states dependent on the states of the bits F, V and H as shown below. At
the receiver this permits one-bit errors to be corrected and two-bits errors to be detected.
www.DataSheet.net/
Error correction
A = P1 xor F xor V
B = P2 xor F xor H
C = P3 xor V xor H
D = F xor V xor H xor P3 xor P2 xor P1 xor P0
F = F xor (DA BC# )
V = V xor (DAB#C)
H = H xor (DA#BC)
SAV/EAV one-bit error occurs when D(A + B + C)
SAV/EAV two-bit error occurs when D#(A + B + C)
21
Realtek
RTD2523B Series
Analog Input
RTD 2523B integrates three ADCs (analog-to-digital converters), one for each color (red, green,
and blue). The sync-processor can deal with Separate-Sync, Composite-Sync, and Sync-On-Green.
And the PLL can generate very low jitter clock from HS to sample the analog signal to digital data.
Input data is latched within a capture window defined in registers refer to VS and HS leading edge.
RTD 2523B has a YPbPr input, we can connect DVD or some devices that has YPbPr input,
TMDS Input (Optional)
RTD 2523B integrates high-speed single link receiver function. It can operate up to 135 M at 25
meters cable. RTD 2523B integrates an equalizer to enhance the cable loss weakness in long cable
application and the advanced tracking algorithm to have better performance in DVI RX and with
good capability of popular DVI graphic cards in the market.
www.DataSheet.net/
22
Realtek
RTD2523B Series
Input Capture Window

Inside RTD, there are four registers IPH_ACT_STA, IPH_ACT_WID, IPV_ACT_STA &
IPV_ACT_LEN to define input capture window for the selected input video on either A or B input
port while programmed analog input mode. The horizontal sync (IHS) & vertical sync (IVS)
signals are used from the selected port to determine the capture window region.
IHS
IVS
Vertical blanking region (back porch)
IPV_ACT_STA
www.DataSheet.net/
IPV_ACT_LEN
Horizontal blanking
region (back porch)
Horizontal blanking
region (front porch)
Vertical blanking region (front porch)
IPH_ACT_STA
IPH_ACT_WID
Figure 3
23
Realtek
RTD2523B Series
4.2 Output Timing

Display Output Timing
The display output port sends single/double pixel data transfer and synchronized display timing to
an external device. The display port also support display panel with 6-bit per color, turn on the
dithering function to enhance color depth.
In single pixel output mode, single pixel data (24-bit RGB) is transferred to display port A on each
active edge of DCLK, the rate of DCLK is also equal to display pixel clock. The sync & enable
signals are also sent to display port on each active edge of DCLK.
In double pixel output mode, double pixel data (48-bit RGB) is transferred to display port A & B
on each active edge of DCLK and the rate of DCLK is equal to half display pixel clock at this
moment. The sync & enable signals are also sent to display port on each active edge of DCLK.
DCLK
www.DataSheet.net/
DEN
DA/RGB
xxx
rgb0
rgb1
rgb2
rgb3
rgb4
rgb5
xxx
DB/RGB
Figure 4
TTL Single Pixel Mode Display Data Timing
DHCLK
DEN
DA/RGB
xxx
rgb0
rgb2
rgb4
rgb6
rgb8
rgb10
DB/RGB
xxx
rgb1
rgb3
rgb5
rgb7
rgb9
rgb11
Figure 5
TTL Double Pixel Mode Display Data Timing
24
Realtek
RTD2523B Series
Figure 6 LVDS 18bit Display Timing

www.DataSheet.net/
Figure 7 LVDS 24 bit Display Timing
25
Realtek
RTD2523B Series
www.DataSheet.net/
Figure 8 RSDS TYPE3 Display Timing
26
Realtek
RTD2523B Series
Display Active Window

These registers to define the display active window shown below in application of frame sync
mode. Refer to the register description for detail.
DHS
DEN
DVS
DV_VS_END
Vertical blanking region (back porch)
DV_BKGD_STA
Background Region
DV_ACT_STA
www.DataSheet.net/
Display Active Window

Horizontal blanking
region (back porch)
Horizontal blanking
region (front porch)
DV_ACT_END
DV_BKGD_END
Vertical blanking region (front porch)
DV_TOTAL
DH_HS_END
DH_BKGD_STA
DH_ACT_STA
DH_ACT_END
DH_BKGD_END
DH_TOTAL
Figure 9
Display Active Window Diagram
27
Realtek
RTD2523B Series
4.3 Color Processing

Digital color R & G & B independent channel sRGB, contrast, brightness, gamma, dithering
controls are built in RTD. sRGB compliance function is provided with 9 multipliers. The contrast
control is performed a multiply value from 0 to 2 for each R/G/B channel. The brightness control is
used to set an offset value from 512 to +511 also for each R/G/B channel. Also RTD2523B
provided 10 bit gamma and a high performance dithering function.
sRGB
10
Contrast
10
www.DataSheet.net/
Brightness
10
Figure 10
Gamma
10
Dithering
8 or 6
Color Processing Block Diagram
4.4 OSD & Color LUT

Build-In OSD
The detailed function-description of build-in OSD, please refer to the application note for RTD
embedded OSD.
Color LUT & Overlay Port
The following diagram presents the data flow among the gamma correction, dithering, overlay
MUX, OSD LUT and output format conversion blocks.
28
Realtek
u8.2
RTD2523B Series
Gamma
Correction
u8.2
+
u10
Dithering
u8
Internal
OSD
Output
Format
Convert
u8
Background
Color
Mux
Figure 11
OSD color look-up table data path diagram
www.DataSheet.net/
29
Realtek
RTD2523B Series
4.5 Auto-Adjustment
There are two main independent auto-adjustment functions supported by RTD, including
auto-position & auto-tracking. The operation procedure is as following;
Auto-Position
1. Define the RGB color noise margin: When the value of color channel R or G or B is greater
than these noise margins, a valid pixel is found.
2. Define the threshold-pixel for vertical boundary search
3. Define the boundary window of searching for horizontal boundary search.
4. Start auto-function.
5. The result can be read from register.
Auto-Tracking
1. Setting the control-registers for the function (auto-phase, auto-balance) according to the
Control-Table.
2. Define the Threshold
3. Define the boundary window of searching for tracking window.
4. Start auto-function.
5. The result can be read from register
www.DataSheet.net/
4.6 PLL System

Inside the RTD, there are four PLL systems for display clock and ADC sample clock (PLL1, PLL2,
M2PLL, DPLL ).
DCLK PLL
DPLL frequency = F_IN * DPM / DPN * Divider.
F_IN is input crystal frequency. DPM and DPN is in DPLL_M and DPLL_N. Divider is in
DPLL_N, and it divide PLL frequency by 1, 2, 4 or 8.
According to parameter DPN, you must set LPF Mode in DPLL_WD. If LPF Mode is 1, the
charge pump current, Ich, must be DPM/17.6, while Ich must be DPM/1.67 if LPF Mode is 0. The
charge pump current Ich is in DPLL_CRNT.
Spread-Spectrum function is also build in DCLK to reduce EMI. You can control the SSP_I,
SSP_W, and FMDIV to fine-tune the EMI.
30
Realtek
RTD2523B Series
M2PLL
Crystal
OUT
RESET OUT
SB
1X
watch
dog
M2PLL
RESTB
MCU
PWR Det
S1
S2
S1
MUX
MUX
S2
PIN2
Load default value
RTD POR
Figure 12
M2PLL System Block Diagram
M2PLL is a PLL used to double the input Xtal clock, once if you use a 12M Xtal, tie PIN2 low,
otherwise, tie it high, by this procedure; you can use only one Xtal to share between MCU and
Scalar.
www.DataSheet.net/
ADC Pixel Sampling PLL

The input pixel sampling PLL of RTD2523B compose of PLL1 and PLL2 and DDS, the hybrid
PLL system inherently has a process-independent advantages comparing with pure analog PLL,
DDS synthesizer is in charge of the phase-frequency control, PLL1 provided a high frequency to
get a larger bandwidth letting the system fast locking, PLL2 finally synthesize the desired pixel
sampling clock. The block diagram shown below describes our high-performance tracking system.
16
phase
HSYNC
Ctrl
Signal
DDS
Phase
Shifter
PLL 1
Fbck
Fav
DIV
N2
PLL 2
DIV
Fout
UP
Icp
Vctrl
VCO
LOOP
PUMP
PFD 1
DN
DIV
M2
Figure 13 APLL System Block Diagram
31
Realtek
RTD2523B Series
4.7 Host Interface

Parallel/Serial Port Determination:
After RESET end, the status of pin 5 (TMDS_TST) can be sensed to determine the interface
mode: high for parallel port, low, low for serial port.
Host Interface Location Determination:
After the falling edge of RESET signal, the status of pin 3 can be sensed to determine the host
interface location: high for 112-115,118,119, and low for 52-57
falling edge to
detect
RESET
www.DataSheet.net/
PIN3 or
PIN5
Figure 14 Serial/Parallel port and host interface location selection
32
Realtek
RTD2523B Series
Double Data Rate Serial/Parallel Interface:

Any transaction should start from asserted the SCSB low and stop after the SCSB goes high.
SCSB
SCLK
ADRL
ADRH
R/W
INC
D0
[4:0]
D0
[8:5]
D1
[4:0]
D1
[8:5]
100n
SDIOX
SCSB
SCLK
ADRH
ADRL
INC/RW
D0[4:0]
D0[8:5]
D1[4:0]
D1[8:5]
Figure 15 Parallel Port Read (Upper)/Write (Below) with Dual edge data latch
SDIO0
ADRL [A0]
ADRH[A4]
R/W
D0[0]
D0[4]
D1[0]
D1[4]
www.DataSheet.net/
SDIO1
ADRL [A1]
ADRH[A5]
INC
D0[1]
D0[5]
D1[1]
D1[5]
SDIO2
ADRL [A2]
ADRH[A6]
D0[2]
D0[6]
D1[2]
D1[6]
SDIO3
ADRL [A3]
ADRH[A7]
D0[3]
D0[7]
D1[3]
D1[7]
Parallel port data alignment

SCSB
SCLK
A A A A A A A A R I
0 1 2 3 4 5 6 7 W N
C
D D D D D D D D
0 1 2 3 4 5 6 7
SCSB
SCLK
A A A A A A A A R I D D D D D D D D
0 1 2 3 4 5 6 7 W N 0 1 2 3 4 5 6 7
C
A0 A1 A2
A3 A4 A5 A6 A7 R/W INC D0 D1 D2 D3 D4 D5
D6
D7
Serial Port Read (Upper)/Write (Below) with Dual edge data latch, and Serial port data alignment
33
Realtek
RTD2523B Series
4.8 Reset Output

We have the RESET_OUT function, and also reserve the RESET_IN function. By the bounding
of internal pins we can select two kinds of reset function. First of all is only reset-out, we can
output the reset signal to MCU, and the MCU can reset the RTD by firmware. The second is RTD
output reset and also reset itself. Notice that the reset output is positive polarity, besides, the reset
output is open-drain pin, please dont forget to attach a pull-up resistor (10K).
The reset function for 3.3V operating voltage detection is determined by 33VRST_REF voltage,
No matter 5V or 3.3V MCU is been used, divider the input voltage on 33VRST_REF to 2.2V for
internal power sensing circuit detecting, the divider resistor should be 10K level avoiding current
leakage.
Die
Reset out
RESETB
Package
www.DataSheet.net/
Reset in
Figure 16 RESET function
34
Realtek
RTD2523B Series
4.9 The Programmable Schmitt Trigger of HSYNC

To get better waveform of the input HSYNC, we have a programmable Schmitt Trigger circuit. For
different HSYNC amplitude and polarity, we can select different setting of the threshold voltage.
The Vt+ and the Vt- can be selected by register CR97
We can select the old mode or the new mode. When using the new mode we can directly
determine the positive threshold voltage (1.6V, 1.7V 2.1V), and we can choose the hysterias
from the Vt+ to determine the Vt- (0.2V, 0.75V, 1.1V, 1.5V). We also can finely tune the voltage by
minus 0.1V. For application, we can select different threshold voltage by the polarity of the
HSYNC. The control register is CR97
Input HSYNC
V t+
V t-
Output HSYNC
www.DataSheet.net/
Figure 17 the Schmitt Trigger Behavior Diagram
4.10 Crystal Frequency Output

RTD can output crystal frequency or 1/2 or 1/4 crystal frequency to external MCU to save a
crystal device. Once power state is on and reset is finished, we can set crystal frequency by
firmware and output to pin 48 and pin 110 simultaneously, and then can turn off them in Pin
Share Part. Pin 48 and PIN 110 is configurable, detail setting is listed in Pin Share part
35
Realtek
RTD2523B Series
This page is left for blank
www.DataSheet.net/
36
Realtek
RTD2523B Series
5. Register description
Global event flag
Reading unimplemented registers will return 0.
ID_REG
Address: 00
Bit
Mode
7:0
Default: 91
Function
MSB 4 bits: 1001 product code

LSB 4 bits: 0001 rev. code
HOSTCTRL
Address: 01
Bit
Mode
7:3
--
R/W
Default: 02
Function
Reserved to 0
Power Down Mode Enable
0: Normal (Default)
1: Enable power down mode
Turn off ADC R/G/B/Banggap/DPLL/LVDS/PLL1/PLL2/SOG/SYNC PROC/TMDS
R/W
Power Saving Mode Enable

0: Normal
1: Enable power saving mode (Default)
www.DataSheet.net/
Turn off ADC R/G/B/DPLL/LVDS/PLL1/PLL2

0
R/W
Software Reset Whole Chip (Low pulse at least 8ms)

0: Normal (Default)
1: Reset
(All registers are reset to default except HOST_CTRL& M2PLL &COUT Freq(TCON00[3:2])
, the only difference with Hardware-Reset is power on latch wont not work)
STATUS0 (Status0 Register)
Address: 02
Bit
Mode
Default: 00h
Function
ADC_PLL Non-Lock: (PFD counts over 32 Fav clocks)

If the ADC_PLL non-lock occurs, this bit is set to 1.
Input VSYNC Error

If the input vertical sync occurs within the programmed active period, this bit is set to 1.
Input HSYNC Error

If the input horizontal sync occurs within the programmed active period, this bit is set to 1.
Input ODD Toggle Occur (For internal field odd toggle, refer to CR0F[5])
If the ODD signal (From SAV/EAV) toggle occurs, this bit is set to 1.
Video-8 Input Vertical/Horizontal Sync Occurs
37
Realtek
RTD2523B Series
If the YUV input V or H sync edge occurs, this bit is set to 1.

2
ADC Input Vertical/Horizontal Sync Occurs

Input V or H sync edge occurs; this bit is set to 1.
This mechanism refers to current selected ADC,(i.e.: we can choose from ADC0/ADC1)
Input Overflow Status (Frame Sync Mode)

If an overflow in the input data capture buffer occurs, this bit is set to 1.2
Line Buffer Underflow status (Frame Sync Mode)

If an underflow in the line-buffer occurs, this bit is set to 1.
Write to clear status.

Address: 03
Bit
STATUS1 (Status1 Register)
Default: 00h
Mode
Function
Line Buffer Overflow Status
1: Line Buffer overflow has occurred since the last status cleared
6
Line Buffer Underflow Status

1: Line Buffer underflow has occurred since the last status cleared
DENA Stop Event Status

1: If the DENA stop event occurred since the last status cleared
DENA Start Event Status

1: If the DENA start event occurred since the last status cleared
www.DataSheet.net/
DVS Start Event Status

1: If the DVS start event occurred since the last status cleared
IENA Stop Event Status

1: If the IENA stop event occurred since the last status cleared
IENA Start Event Status

1: If the IENA start event occurred since the last status cleared
IVS Start Event Status

1: If the IVS start event occurred since the last status cleared

Address: 04
Bit
Mode
R/W
IRQ_CTRL0 (IRQ Control Register 0)
Default: 00h
Function
Internal IRQ Enable: (Global)

0: Disable these interrupt.
1: Enable these interrupt. The IRQ event of CRF9 & CR04 will be logically OR together.
2
3
R/W
IRQ (ADC_PLL Non-Lock)
Only the first event of input overflow/underflow will be recorded at the same time.
Both input overflow/underflow status will be recorded whenever it happens.
38
Realtek
RTD2523B Series
0: Disable the ADC_PLL non-lock error event as an interrupt source

1: Enable the ADC_PLL non-lock error event as an interrupt source
5
R/W
IRQ (Input VSYNC/HSYNC Error) (DEN across Vsync or Hsync)

0: Disable the Input VSYNC/HSYNC error event as an interrupt source
1: Enable the Input VSYNC/HSYNC error event as an interrupt source
R/W
IRQ (Input ODD Toggle Occur) (EAV/SAV from Video8)

0: Disable the Input ODD toggle event as an interrupt source
1: Enable the Input ODD toggle event as an interrupt source
R/W
IRQ (Video-8 Input Hsync/Vertical Sync Occurs)

0: Disable the Video8 Input Hsync or Vsync event as an interrupt source
1: Enable the Video8 Input Hsync or Vsync event as an interrupt source
R/W
IRQ (ADC Input Hsync/Vertical Sync Occurs)

0: Disable the ADC Input Hsync or Vsync event as an interrupt source
1: Enable the ADC Input Hsync or Vsync event as an interrupt source
R/W
IRQ (Line Buffer Underflow/Overflow Status)

0: Disable the Line Buffer underflow/overflow event as an interrupt source
1: Enable the Line Buffer underflow/overflow event as an interrupt source
--
Reserved to 0
www.DataSheet.net/
39
Realtek
RTD2523B Series
Input Video Capture

Capture Format
Address: 05
Bit
Mode
R/W
VGIP_CTRL (Video Graphic Input Control Register)
Default: 00h
Function
8 bit Random Generator
0: Disable(Default)
1: Enable
R/W
Input Test Mode:

0: Disable (Default)
1: Video8 input will go through RGB channel, AVS=>IVS, AHS=>IHS, VCLK=>ICLK
R/W
VGIP Double Buffer Ready

0: Not Ready to Apply
1: Ready to Apply
l
When the list table of CR05 [4] is set, then enable CR05 [5], finally, hardware will auto load
these value into RTD2523B as the trigger event happens and clear CR05 [5] to 0.
www.DataSheet.net/
R/W
VGIP Double Buffer Mode Enable(Each register describe below has its own double buffer)
0: Disable (Original- Write instantly by MCU write cycles)
1: Enable (Double Buffer Function Write Mode)
Register
IPH_ACT_STA(CR09,CR0A)
Trigger Event
IDEN STOP
(Falling edge of IDEN)
IPV_ACT_STA (CR09,CR0A)
IDEN STOP
IV_DV_LINES (CR40)
IHS Delay( for capture)
IDEN STOP
(CR12, CR13[0])
PLLPHASE(CRAB,CRAC)
Add 1-clk Delay to IHS Delay

IDEN STOP
(CR07[4])
HSYNC Synchronize Edge
(CR07[3])
IVS_DELAY( for capture)
(CR[11],CR13[1])
3:2
R/W
IDEN STOP
Input Pixel Format
40
Realtek
RTD2523B Series
00: Embedded ADC (ADC_HS)(Default)

01: Embedded TMDS
10: Video 8
11: Reserved
1
R/W
Input Data Capture mode

0: From analog input (input captured by Input Capture Window) (Default)
1: From digital input (captured start by enable signal, but sill stored in capture window size)
R/W
Input Data Run Enable

0: No data is transferred (Default)
1: Sampling input pixels
Address: 06
Bit
Mode
R/W
VGIP_SIGINV (Input Control Signal Inverted Register)
Default: 00h
Function
Safe Mode
0: Normal (Default)
1: Safe Mode Enable, mask 1 frame IVS of every 2 frame IVS, slow down input frame rate.
R/W
IVS Sync with IHS Control (avoid VS bouncing)

0: Enable (Default)
1: Disable
R/W
HS Signal Inverted for Field Detection
www.DataSheet.net/
0: Negative Edge (Default)

1: Positive Edge
4
R/W
Input Video ODD signal invert enable (from EAV)

0: Not inverted (ODD = positive polarity) (Default)
1: Inverted (ODD = negative polarity)
R/W
Input VS Signal Polarity Inverted

0: Not inverted (VS = positive polarity) (Default)
1: Inverted (VS = negative polarity)
R/W
Input HS Signal Polarity Inverted

0: Not inverted (HS = positive polarity) (Default)
1: Inverted (HS = negative polarity)
R/W
Input ENA Signal Polarity Inverted

0: Not inverted (input high active) (Default)
1: Inverted (while input low active)
R/W
Input Clock Polarity

0: Rising edge latched (Default)
1: Falling edge latched
41
Realtek
RTD2523B Series
VGIP_DELAY_CTRL
Address: 07
Default: 00h
Function
Bit
Mode
6-Iclk-delay HS level latched by VS rising edge
HS level latched by VS rising edge
HS level latched by 6-Iclk-delay VS rising edge
R/W
Add one clock delay to IHS delay

1: Enable
R/W
HSYNC Synchronize Edge

0: HSYNC is synchronized by the positive edge of the input clock
1: HSYNC is synchronized by the negative edge of the input clock
( HSYNC source is selected by CR48[0] and then synchronized )
R/W
VSYNC Synchronize Edge

0: latch VS by the negative edge of input HSYNC(Default)
1: latch VS by the positive edge of input HSYNC
1:0
R/W
Input Clock Delay Control:

00: Normal (Default)
01: 1ns delay
10: 2ns delay
www.DataSheet.net/
11: 3ns delay

Address: 08
Bit
Mode
R/W
VGIP_ODD_CTRL (Video Graphic Input ODD Control Register)
Default: 00h
Function
ODD invert for ODD-Controlled-IVS_delay.
0: Not Invert (Default)
1: Invert
R/W
ODD-Controlled-IVS delay one line Enable

1: Enable
l
R/W
For both Auto and Capture
Safe Mode ODD inversion

0: Not inverted (Default)
1: Inverted
R/W
Force ODD toggle enable (Without ODD/EVEN toggle select in Safe Mode)
1: Enable
R/W
Video 4:2:2->4:4:4 enable before Scale Down (Duplicate)
42
Realtek
RTD2523B Series
1: Enable
i.e. This bit should be always enable when in Video8 mode.
2
R/W
Decode Video8 when ADC or TMDS active

1: Enable
R/W
EAV Error Correction Enable in Video8

0: Disable
1: Enable
R/W
Internal ODD signal selection

0: ODD signal from EAV or YPbPr (Default)
1: Internal Field Detection ODD signal (Also support under DVI input)
www.DataSheet.net/
43
Realtek
RTD2523B Series
Input Frame Window (All capture window setting unit is 1)

IPH_ACT_STA_H (Input Horizontal Active Start)
Address: 09
Bit
7
Mode
R/W
Default: 00h
Function
Input Test Output Enable
1:Test signals output to INPUT_TEST_OUT [29:0] & INPUT_CLK output to ADCLK
6:4
R/W
Select Color Output To Input_Test_Output [29:0] Pin 102-67, also set output mode to Hi-Z
000: 0, Z0TST[3:0],ADCLK, Red[7:0],Green[7:0],Blue[7:0] through VGIP
001: 0, Z0TST[3:0], ADCLK, Red[7:0],Green[7:0],Blue[7:0] After Scale Down
010: 0, Z0TST[3:0], ADCLK, IVS_DLY, IHS_DLY, IFD_ODD, IENA, VSD_DEN, VSD_ACT,
Auto_hs, Auto_vs, COAST, HS_OUT, SOG_IN, CLAMP, PHASE_ERROR, SOG_IN,
FAV,MSB2_signal, TMDS_DBG_OUT[7:0]
011: 0, Z0TST[3:0],ADCLK, 0, MCUWR, MCURD, MCU_ADR_INC, MIN[7:0], MADR[7:0],
SDMOUT_TST[3:0],
100: 0, Z0TST[3:0], ADCLK, RAW_VS, RAW_HS, RAW_ODD, RAW_DEN,0,0,0,0, Green[7:0],
Red[7:0] through VGIP
101: 0, Z0TST[3:0], ADCLK, VGIPTST_CLK, RAW_VS, RAW_HS, RAW_DEN, Red[7:0],
www.DataSheet.net/
Green[7:0], 0,0,0,0
110: 0, Z0TST[3:0], ADCLK, VGIPTST_CLK, RAW_VS, RAW_HS, RAW_ODD, Blue[7:0],
Green[7:0],0,0,0,0,
111: 0, Z0TST[3:0], ADCLK, VGIPTST_CLK, RAW_VS, RAW_HS, RAW_ODD,
TMDS_DBG_OUT[7:0], Green[7:0], 0,0,0,0
3
--
2:0
R/W
Address: 0A
Bit
Mode
7:0
R/W
Reserved
Input Video Horizontal Active Start -- High Byte [10:8]
IPH_ACT_STA_L (Input Horizontal Active Start Low)
Default: 00h
Function
Input Video Horizontal Active Start -- Low Byte [7:0]
In analog mode, the number of pixel clocks from the leading edge of HS to the first pixel of the active line.
Target = IPH_ACT_STA(>=2) +2,
In digital mode, the IPH_ACT_STA is actually the same as it set.
Address: 0B
Bit
Mode
R/W
IPH_ACT_WID_H (Input Horizontal Active Width High)
Default: 00h
Function
Video 8 Port Input Latch Bus MSB to LSB Swap Control:
0: Normal (Default)
44
Realtek
RTD2523B Series
1: Switched Video8 port MSB to LSB sequence into LSB to MSB

6
R/W
ADC input B/G Swap

0: No Swap
1: Swap
R/W
ADC input R/B Swap

0: No Swap
1: Swap
R/W
ADC input R/G Swap

0: No Swap
1: Swap
R/W
Double Clock Input

0: Single Clock
1: Double Clock
this bit should be set double clock when using video 8 input
2:0
R/W
Input Video Horizontal Active Width High Byte [10:8]
CR0B[4]
CR0B[5]
CR0B[6]
G
www.DataSheet.net/
RTD
CR0B[6:4]= 000 => RGB, CR0B[6:4]= 100 => RBG, CR0B[6:4]= 001 => GRB,
CR0B[6:4]= 101 => GBR, CR0B[6:4]= 010 => BGR, CR0B[6:4]= 011 => BRG
IPH_ACT_WID_L (Input Horizontal Active Width Low)
Address: 0C
Bit
Mode
7:0
R/W
Default: 00h
Function
Input Video Horizontal Active Width -- Low Byte [7:0]
This register defines the number of active pixel clocks to be captured.

(Horizontal Active Start + Horizontal Active Width) < 2047
IPV_ACT_STA_H (Input Vertical Active Start High)
Address: 0D
Bit
Mode
7:3
--
2:0
R/W
Address: 0E
Bit
Mode
7:0
R/W
Default: 00h
Function
Reserved
Input Video Vertical Active Start High Byte [10:8]
IPV_ACT_STA_L (Input Vertical Active Start Low)
Default: 00h
Function
Input Video Vertical Active Start Low Byte [7:0]
The numbers of lines from the leading edge of selected input video VSYNC to the first line of the active window.
The value above should be larger than 1.
45
Realtek
RTD2523B Series
IPV_ACT_LEN_H (Input Vertical Active Lines)
Address: 0F
Default: 00h
Function
Bit
Mode
SAV/EAV two-bit error (write to clear)
SAV/EAV one-bit error (write to clear)
Internal Field Detection ODD toggle happen (Counts by line difference)

The function should be worked under no input clock
4:3
2:0
R/W
The number of input HS between 2 input VS. LSB bit [1:0]

Input Video Vertical Active Lines High Byte [10:8]
IPV_ACT_LEN_L (Input Vertical Active Lines)
Address: 10
Bit
Mode
7:0
R/W
Default: 00h
Function
Input Video Vertical Active Lines Low Byte [7:0]
This register defines the number of active lines to be captured.

IVS_DELAY (Internal Input-VS Delay Control Register)
Address: 11
Bit
Mode
7:0
R/W
Default: 00h
Function
Input VS delay count by Input HSYNC [7:0]
Its IVS delay for capture and digital filter, not for auto function
Address: 12
Bit
IHS_DELAY (Internal Input-HS Delay Control Register)
Mode
Default: 00h
Function
www.DataSheet.net/
7:0
R/W
Input HS delay count by Input clock [7:0]

Its IHS delay for capture and digital filter, not for auto function
VGIP_HV_DELAY
Address: 13
Bit
Mode
7:6
R/W
Default: 00h
Function
Input HS delay count by input clock for Auto function

00: No delay
01: 32 pixels
10: 64 pixels
11: 96 pixels
5:4
R/W
Input VS delay count by input HSYNC for Auto function

00: No delay
01: 3 line
10: 7 line
11: 15 line
3:2
--
R/W
Input VS delay count by Input HSYNC[8]
R/W
Input HS delay count by Input clock[8]
Reserved to 0
46
Realtek
RTD2523B Series
FIFO Window
DRL_H_BSU (Display Read High Byte Before Scaling-Up)
Address: 14
Bit
Mode
--
6:4
R/W
--
2:0
R/W
Address: 15
Bit
Mode
7:0
R/W
Address: 16
Bit
Mode
7:0
R/W
Default: 00h
Function
Reserved
Display window read width before scaling up: High Byte [10:8] (horizontal)
Reserved
Display window read length before scaling up: High Byte [10:8] (vertical)
DRW_L_BSU (Display Read Width Low Byte Before Scaling-Up)
Default: 00h
Function
Display window read width before scaling up: Low Byte [7:0] (horizontal)
DRL_L_BSU (Display Read Length Low Byte Before Scaling-Up)
Default: 00h
Function
Display window read length before scaling up: Low Byte [7:0] (vertical)
The setting above should be use 2 as unit

For Capture
IHS_DELAY
CR13[0] / CR12
IVS_DELAY
CR13[1] / CR11
For Capture
www.DataSheet.net/
IHS
IVS
1 CLK
DELAY
CR07[4]
IVS_DELAY FOR
AUTO
CR13[5:4]
For Auto
IHS_DELAY FOR
AUTO
CR13[7:6]
Figure 18
For Auto
IHS_DELAY Path Diagram
Digital Filter
Address: 17
Bit
Mode
7:5
R/W
DIGITAL_FILTER_CTRL
Default: 00h
Function
Access Port Write Enable

000: disable
001: phase access port
010: negative smear access port
011: positive smear access port
100: negative ringing access port
47
Realtek
RTD2523B Series
101: positive ringing access port

110: mismatch access port
111: Y(B)/Pb(G)/Pr(R) channel digital filter enable
4:3
R/W
Two condition occur continuous (ringing to smear)

00: disable( hardware is off , depend on firmware)
01: only reduce ringing condition
10: only reduce smear condition
11: no adjust (hardware is on, but do nothing)
2:0
--
Reserved to 0
DIGITAL_FILTER_PORT
Address: 18
Bit
Mode
R/W
DIGITAL_FILTER_CTRL [7:5] = 111
Default: 00h
Function
Y EN (G): function enable
0: function disable
1: function enable
R/W
Pb EN (B) : function enable

0: function disable
1: function enable
R/W
Pr EN (R) : function enable

0: function disable
www.DataSheet.net/
1: function enable
4
R/W
Initial value:
0: raw data
1: extension
3:0
--
Reserved to 0
DIGITAL_FILTER_PORT
Bit
Mode
R/W
DIGITAL_FILTER_CTRL[7:5] = 000 ~ 110
Default: 00h
Function
EN: function enable
0: function disable
1: function enable
6:4
R/W
THD_OFFSET
Threshold value of phase and mismatch or offset value of smear and ringing
3:2
R/W
DIV: divider value

00: 0
01: 1
10: 2
11: 3
48
Realtek
1:0
--
RTD2523B Series
Reserved to 0
THD_OFFSET define:
The THD value define of phase enhance function
Bit6~4
000
001
010
011
100
101
110
111
Value
112
128
144
160
176
192
208
224
The offset value define of smear and ringing reduce function

Bit6~4
000
001
010
011
100
101
110
111
Value
no use
16
32
48
64
80
96
112
The THD value define of mismatch enhance function

Bit6~4
000
XX1
Value
Scaling Up Function
SCALE_CTRL (Scale Control Register)
Address: 19
Bit
Mode
R/W
Default: 00h
Function
Video mode compensation:

1: Enable
R/W
www.DataSheet.net/
Internal ODD-signal inverse for video-compensation

0: No invert (Default)
1: invert
Display Line Buffer Ready

0: Busy
1: Ready
R/W
Enable Full Line buffer:

1: Enable
R/W
Vertical Line Duplication

0: Disable
1: Enable
R/W
Horizontal pixel Duplication

0: Disable
1: Enable
R/W
Enable the Vertical Filter Function:

0: By pass the vertical filter function block (Default)
49
Realtek
RTD2523B Series
1: Enable the vertical filter function block

0
R/W
Enable the Horizontal Filter Function:

0: By pass the horizontal filter function block (Default)
1: Enable the horizontal filter function block
When using H/V duplication mode, FIFO window width set original width, but FIFO length should be 2X the
original height.
SF_ACCESS_Port
Address: 1A
Bit
Mode
R/W
6:5
--
4:0
R/W
Default: 00h
Function
Enable scaling-factor access port

Reserved to 0
Scaling factor port address
When disable scaling factor access port, the access port pointer will reset to 0
Address: 1B-00 HOR_SCA_H (Horizontal Scale Factor High)

Bit
Mode
7:4
--
3:0
R/W
Function
Reserved
Bit [19:16] of horizontal scale factor
Address: 1B-01 HOR_SCA_M (Horizontal Scale Factor Medium)

Bit
Mode
Function
www.DataSheet.net/
7:0
R/W
Address: 1B-02 HOR_SCA_L (Horizontal Scale Factor Low)

Bit
Mode
7:0
R/W
Function
Address: 1B-03 VER_SCA_H (Vertical Scale Factor High)

Bit
Mode
Function
7:4
--
Reserved
3:0
R/W
Bit [19:16] of vertical scale factor
Address: 1B-04 VER_SCA_M (Vertical Scale Factor Medium)

Bit
Mode
7:0
R/W
Function
Address: 1B-05 VER_SCA_L (Vertical Scale Factor Low)

Bit
Mode
7:0
R/W
Function
This scale-up factor includes a 20-bit fraction part to present a vertical scaled up size over the stream input. For
example, for 600-line original picture scaled up to 768-line, the factor should be as follows:
20
(600/768) * 2
= 0.78125 * 2
20
= 819200 = C8000h = 0Ch, 80h, 00h.
50
Realtek
RTD2523B Series
Address: 1B-06 Horizontal Scale Factor Segment 1 Pixel

Bit
Mode
7:3
--
2:0
R/W
Default: 00h
Function
Reserved
Bit [10:8] of Scaling Factor Segment 1 pixel

Bit
Mode
7:0
R/W
Default: 00h
Function

Bit
Mode
7:3
--
2:0
R/W
Default: 00h
Function
Reserved

Bit
Mode
7:0
R/W
Default: 00h
Function
Address: 1B-0A Horizontal Scale Factor Segment 3 Pixel

Bit
Mode
7:3
--
2:0
R/W
Default: 00h
Function
Reserved
www.DataSheet.net/
Address: 1B-0B Horizontal Scale Factor Segment 3 Pixel

Bit
Mode
7:0
R/W
Default: 00h
Function
Address: 1B-0C Horizontal Scale Factor Delta 1

Bit
Mode
7:5
--
4:0
R/W
Default: 00h
Function
Reserved
Bit [12:8] of Horizontal Scale Factor delta 1
Address: 1B-0D Horizontal Scale Factor Delta 1

Bit
Mode
7:0
R/W
Default: 00h
Function
Address: 1B-0E Horizontal Scale Factor Delta 2

Bit
Mode
7:5
--
4:0
R/W
Default: 00h
Function
Reserved
Address: 1B-0F Horizontal Scale Factor Delta 2

Bit
Mode
7:0
R/W
Default: 00h
Function
51
Realtek
RTD2523B Series
Address: 1B-10 Horizontal Filter Coefficient Initial Value

Bit
Mode
7:0
R/W
Default: C4h
Function
Accumulate Horizontal filter coefficient initial value
Address: 1B-11 Vertical Filter Coefficient Initial Value

Bit
Mode
7:0
R/W
Default: C4h
Function
Accumulate Vertical filter coefficient initial value

FILTER_CTRL (Filter Control Register)
Address: 1C
Bit
Mode
R/W
Default: 00h
Function
Enable Filter Coefficient Access

1: Enable
R/W
Select H/V User Defined Filter Coefficient Table for Access Channel
0: 1st coefficient table (Default)
1: 2nd coefficient table
R/W
Select Horizontal user defined filter coefficient table

0: 1st Horizontal Coefficient Table (Default)
1: 2nd Horizontal Coefficient Table
R/W
Select Vertical user defined filter coefficient table

0: 1st Vertical Coefficient Table (Default)
www.DataSheet.net/
1: 2nd Vertical Coefficient Table

3:0
l
--
Reserved to 0
The User Defined Filter Coefficient Table can be modified on-line. Only the non-active coefficient-table can be
modified, and then switch it to active.
Address: 1D
Bit
Mode
7:0
FILTER_PORT (User Defined Filter Access Port)
Default: 00h
Function
Access port for user defined filter coefficient table
When enable filter coefficient accessing, the first write byte is stored into the LSB(bit[7:0]) of coefficient #1 and
the second byte is into MSB (bit[8:11]). Therefore, the valid write sequence for this table is c0-LSB, c0-MSB,
c1-LSB, c1-MSB, c2-LSB, c2-MSB c63-LSB & c63-MSB, totally 64 * 2 cycles. Since the 128 taps is
symmetric, we need to fill the 64-coefficient sequence into table only.
Address: 1E
Bit
Mode
7:0
R/W
Address: 1F
Bit
Mode
R/W
OSD_REFERENCE__DEN
Default: 00h
Function
Position Of Reference DEN for OSD[7:0]

NEW_DV_CTRL
Default: 00h
Function
New Timing Enable
52
Realtek
RTD2523B Series
0: Disable
1: Enable
6
R/W
Line Compensation Enable

0: Disable
1: Enable
R/W
Pixel Compensation Enable

0: Disable
1: Enable
R/W
Reserved to 0
3:0
R/W
DCLK_Delay[11:8]
Address: 20
Bit
Mode
7:0
R/W
NEW_DV_DLY
Default: 00h
Function
DCLK_Delay[7:0]
When CR 1F[7]=1, CR1F[3:0] & CR20 cant be 0, when compensation pixel is smaller than 1 total line, just turn on
pixel compensation, otherwise users should turn on line compensation
Address: 21 Reserved
www.DataSheet.net/
53
Realtek
RTD2523B Series
Scaling Down Control

SCALE_DOWN_CTRL (Scale Down Control Register)
Address: 22
Bit
Mode
Default: 00h
Function
Bist for FiFo ok
0: Fail
1: Ok
Bist for Line Buffer one ok

0: Fail
1: Ok
Bist for Line Buffer two ok

0: Fail
1: Ok
R/W
Fifo Bist Function Start (Auto clear to 0 when finish)

0: Finish
1: Start
R/W
Line Buffer Bist Function Start (Auto clear to 0 when finish)

0: Finish
www.DataSheet.net/
1: Start
2
R/W
Vertical Scale-Down Compensation

1: Enable
R/W
Horizontal scale down function enable:

0: Disable scale down function (Default)
1: Enable scale down function
R/W
Vertical scale down function enable:

0: Disable scale down function (Default)
1: Enable scale down function
Address: 23
H_SCALE_DOWN_H (Horizontal scale down factor register)
Bit
Mode
Function
7:3
R/W
Horizontal Scale Down Initial Select [4:0]
2:0
R/W
Horizontal Scale Down Factor: High Byte [18:16]
Scale Down Initial Point Select: for example, if the value is 20, we select the initial point is 40/64
Address: 24
Bit
Mode
7:0
R/W
H_SCALE_DOWN_M (Horizontal scale down factor register)

Function
Horizontal Scale Down Factor: Low Byte [15:8]
54
Realtek
RTD2523B Series
H_SCALE_DOWN_L (Horizontal scale down factor register)
Address: 25
Bit
Mode
7:0
R/W
Function
Horizontal Scale Down Factor: Low Byte [7:0]
First left side point is always latched, then the remaining points interpolates by the shrinking ratio.
Horizontal scaling down factor should be (Xi / Xm))* ( 2 ) truncate.
The largest scale down ratio is 1/4 ( integer part 2 bits )
Meanwhile, Xi = horizontal input width; Xm = horizontal memory write width
17
V_SCALE_DOWN_H (Vertical scale down factor register)
Address: 26
Bit
Mode
7:6
--
5:0
R/W
Address: 27
Bit
Mode
7:0
R/W
Function
Reserved to 0
Vertical Scale Down Factor: High Byte [13:8]
V_SCALE_DOWN_L (Vertical scale down factor register)
Function
Vertical Scale Down Factor: Low Byte [7:0]
12
Vertical scaling down factor = (Yi / Ym)*( 2 ) truncate.
The largest scale down ratio is 1/4 ( integer part 2 bits)
Meanwhile, Yi = vertical input width; Ym = vertical memory write width
www.DataSheet.net/
55
Realtek
RTD2523B Series
Display Format
Address: 28
Bit
Mode
R/W
VDIS_CTRL (Video Display Control Register)
Default: 20h
Function
Force Display Timing Generator Enable: (Should be set when in Free-Run mode)
0: wait for input IVS trigger
1: force enable
R/W
Display Data Output Inverse Enable

1: Enable
R/W
(only when data bus clamp to 0)
Display Output Force to Background Color

0: Display output operates normally (Default)
1: Display output is forced to the color as selected by background color (CR69)
R/W
Display 18 bit RGB Mode Enable

0: All individual output pixels are full 24-bit RGB (Default)
1: All individual output pixels are truncated to 18-bit RGB
R/W
Frame Sync Mode Enable

0: Free running mode (Default)
www.DataSheet.net/
1: Frame sync mode

2
R/W
Display Output Double Port Enable

0: Single port output (Default)
1: Double port output
In single port mode for smart panel and single RSDS, you can select which port you want
output, default is B port, and A port is set as TCON pin
( pin 61-70 changes to 85-94, pin 73-82 changes to 97-106).
When single port output is set, A port is TCON, B port is display output.
When EVEN/ODD swap (CR29[6]) is set, A port is display output, B port is TCON pin.
R/W
Display Output Run Enable

0: DHS, DVS, DEN & DATA bus are clamped to 0 (Default)
1: Display output normal operation.
R/W
Display Timing Run Enable

0: Display Timing Generator is halted, Zoom Filter halted (Default)
1: Display Timing Generator and Zoom Filter enabled to run normally
Steps to disable output: First set CR28[1]=0, set CR28[6], then set CR28[0]=0 to disable output.
Address: 29
VDISP_SIGINV (Display Control Signal Inverted)
Default: 00h
56
Realtek
Bit
Mode
R/W
RTD2523B Series
Function
DHS Output Format Select (only available in Frame Sync )

0: The first DHS after DVS is active (Default)
1: The first DHS after DVS is inactive
R/W
Display Data Port Even/Odd Data Swap:

1: Enable
R/W
Display Data Port Red/Blue Data Swap

1: Enable
R/W
Display Data Port MSB/LSB Data Swap

1: Enable
R/W
Skew Display Data Output

0: Non-skew data output (Default)
1: Skew data output
R/W
Display Vertical Sync (DVS) Output Invert Enable:

0: Display Vertical Sync output normal active high logic (Default)
1: Display Vertical Sync output inverted logic
www.DataSheet.net/
R/W
Display Horizontal Sync (DHS) Output Invert Enable:

0: Display Horizontal Sync output normal active high logic (Default)
1: Display Horizontal Sync output inverted logic
R/W
Display Data Enable (DEN) Output Invert Enable:

0: Display Data Enable output normal active high logic (Default)
1: Display Data Enable output inverted logic
DH_TOTAL_H
Address: 2A
Bit
Mode
7:4
--
3:0
R/W
Address: 2B
Bit
Mode
7:0
R/W
(Display Horizontal Total Pixels)

Function
Reserved to 0
Display Horizontal Total Pixel Clocks: High Byte[11:8]
DH_TOTAL_L (Display Horizontal Total Pixels)
Function
Display Horizontal Total Pixel Clocks: Low Byte[7:0]
Real DH_Total (Target value)= DH_Total (Register value)+ 4

Address: 2C
Bit
Mode
7:0
R/W
DH_HS_END (Display Horizontal Sync End)

Function
Display Horizontal Sync End[7:0]:
57
Realtek
RTD2523B Series
Determines the width of DHS pulse in DCLK cycles

DH_BKGD_STA_H (Display Horizontal Background Start)
Address: 2D
Bit
Mode
7:4
--
3:0
R/W
Function
Reserved
Display Horizontal Background Start: High Byte [11:8]
DH_BKGD_STA_L (Display Horizontal Background Start)
Address: 2E
Bit
Mode
7:0
R/W
Function
Display Horizontal Background Start: Low Byte [7:0]
Determines the number of DCLK cycles from leading edge of DHS to first pixel of Background region.
Real DH_BKGD_STA (Target value)= DH_BKGD_STA (Register value)+ 10
DH_ACT_STA_H (Display Horizontal Active Start)
Address: 2F
Bit
Mode
7:4
--
3:0
R/W
Function
Reserved
Display Horizontal Active Region Start: High Byte [11:8]
DH_ACT_STA_L (Display Horizontal Active Start)
Address: 30
Bit
Mode
7:0
R/W
Function
Display Horizontal Active Region Start: Low Byte [7:0]
Determines the number of DCLK cycles from leading edge of DHS to first pixel of Active region.
www.DataSheet.net/
Real DH_ACT_STA (Target value)= DH_ACT_STA (Register value)+ 10

DH_ACT_END_H (Display Horizontal Active End)
Address: 31
Bit
Mode
7:4
--
3:0
R/W
Function
Reserved
Display Horizontal Active End: High Byte [11:8]
DH_ACT_END_L (Display Horizontal Active End)
Address: 32
Bit
Mode
7:0
R/W
Function
Display Horizontal Active End: Low Byte [7:0]
Determines the number of DCLK cycles from leading edge of DHS to the pixel of background region.
Real DH_ACT_END (Target value)= DH_ACT_END (Register value)+ 10
DH_BKGD_END_H (Display Horizontal Background End)
Address: 33
Bit
Mode
7:4
--
3:0
R/W
Address: 34
Bit
Mode
7:0
R/W
Function
Reserved
Display Horizontal Background end: High Byte [11:8]
DH_BKGD_END_L (Display Horizontal Background End)
Function
Display Horizontal Background end: Low Byte [7:0]
58
Realtek
RTD2523B Series
Real DH_BKGD_END (Target value) = DH_BKGD_END (Register value)+ 10

DV_TOTAL_H (Display Vertical Total Lines)
Address: 35
Bit
Mode
7:4
--
3:0
R/W
Function
Reserved to 0
Display Vertical Total: High Byte [11:8]
DV_TOTAL_L (Display Vertical Total Lines)
Address: 36
Bit
Mode
7:0
R/W
Function
Display Vertical Total: Low Byte [7:0]
CR35, CR36 use as watch dog reference value in frame sync mode, the event should be active when the line
number of display HS is equal to DV Total.
Address: 37
DVS_END (Display Vertical Sync End)
Bit
Mode
7:5
--
4:0
R/W
Function
Reserved
Display Vertical Sync End[4:0]:
Determines the duration of DVS pulse in lines
DV_BKGD_STA_H (Display Vertical Background Start)
Address: 38
Bit
Mode
7:4
--
3:0
R/W
Function
Reserved
www.DataSheet.net/
Display Vertical Background Start: High Byte [11:8]

Determines the number of lines from leading edge of DVS to first line of background region.
DV_BKGD_STA_L (Display Vertical Background Start)
Address: 39
Bit
Mode
7:0
R/W
Function
Display Vertical Background Start: Low Byte [7:0]
DV_ACT_STA_H (Display Vertical Active Start)
Address: 3A
Bit
Mode
7:4
--
3:0
R/W
Function
Reserved
Display Vertical Active Region Start: High Byte [11:8]
Determines the number of lines from leading edge of DVS to first line of active region.
DV_ACT_STA_L (Display Vertical Active Start)
Address: 3B
Bit
Mode
7:0
R/W
Function
Display Vertical Active Region Start: Low Byte [7:0]
DV_ACT_END_H (Display Vertical Active End)
Address: 3C
Bit
Mode
7:4
--
3:0
R/W
Function
Reserved
Display Vertical Active Region End: High Byte [11:8]
59
Realtek
RTD2523B Series
DV_ACT_END_L (Display Vertical Active End)
Address: 3D
Bit
Mode
Function
7:0
R/W
Display Vertical Active Region End: Low Byte [7:0]
Determine the number of lines from leading edge of DVS to the line of following background region.
DV_BKGD_END_H (Display Vertical Background End)
Address: 3E
Bit
Mode
7:4
--
3:0
R/W
Address: 3F
Bit
Mode
7:0
R/W
Function
Reserved to 0
Display Vertical Background end: High Byte [11:8]
DV_BKGD_END_L (Display Vertical Background End)
Function
Display Vertical Background End: Low Byte [7:0]
Determine the number of lines from leading edge of DVS to the line of start of vertical blanking.
www.DataSheet.net/
60
Realtek
RTD2523B Series
Frame Sync Fine Tune

Address: 40
Bit
Mode
7:0
R/W
IVS2DVS_DEALY_LINES (IVS to DVS Lines)
Default: 00h
Function
IVS to DVS Lines: (Only for FrameSync Mode)
The number of input HS from IVS to DVS.
Should be double buffer by CR05[5:4]
Address: 41
Bit
Mode
7:0
R/W
IV_DV_DELAY_CLK_ODD (Frame Sync Delay Fine Tuning)
Default: 00h
Function
Frame Sync Mode Delay Fine Tune [7:0] 00 to disable
Applied to all fields when Interlaced_FS_Delay_Fine_Tuning is disabled (CR43[1] = 0)
Only for odd-field when Interlaced_FS_Delay_Fine_Tuning is enabled (CR43[1] = 1)
In Frame Sync Mode , CR40[7:0] represents output VS delay fine-tuning. For example, it delays the number of
(CR41 [7:0] *16 + 16) input clocks. Fill 00h, means 0, fill 01h, and means 32
Address: 42
Bit
Mode
7:0
R/W
IV_DV_DELAY_CLK_EVEN (Frame Sync Delay Fine Tuning)
Default: 00h
Function
Frame Sync Mode Delay Fine Tune [7:0] 00 to disable
Only for even-field when Interlaced_FS_Delay_Fine_Tuning is enabled (CR43[1] = 1)
Address: 43
FS_DELAY_FINE_TUNING
Bit
Mode
7:3
R/W
Frame Sync Mode Fine Tune[4:0]:
R/W
Fine Tune Delay Mode Select
Default: 00h
www.DataSheet.net/
Function
Reference to Fine Tune Delay Mode Select
0: 0/32 -- 2/32 -- 4/32 -- 6/32 ~~~ 62/32

1: 0/32 -- 4/32 -- 8/32 --12/32 ~~~ 124/32
1
R/W
Interlaced_FS_Delay_Fine_Tuning
1: Enable
R/W
Internal ODD-signal inverse for Interlaced_FS_Delay_Fine_Tuning

0: No invert (Default)
1: Invert
Address: 44
Bit
Mode
R/W
LAST_LINE_H
Default: 00h
Function
Last-line-width / DV-Total Selector :

0: CR44 [3:0] and CR45 indicate last-line width counted by display clock (Default)
1: CR44 [3:0] and CR45 indicate DHS total number between 2 DVS.
R/W
DV sync with 4X clock
61
Realtek
RTD2523B Series
0: Disable
1: Enable
5
R/W
BIST Test Enable

0: Disable
1: Enable (Auto clear when finish)
R/W
BIST Test Result

0: Fail
1: Ok
3:0
DV Total or Last Line Width[11:8] Before Sync in Frame Sync Mode

LAST_LINE_L
Address: 45
Bit
Mode
7:0
Function
DV Total or Last Line Width[7:0] Before Sync in Frame Sync Mode
Display Fine Tune

Address: 46
DIS_TIMING (Display Clock Fine Tuning Register)
Bit
Mode
R/W
Reserved to 0
6:4
R/W
Display Output Clock Fine Tuning Control:
Default: 00h
Function
www.DataSheet.net/
000: DCLK rising edge correspondents with output display data

001: 1ns delay
010: 2ns delay
011: 3ns delay
100: 4ns delay
101: 5ns delay
110: 6ns delay
111: 7ns delay
3
R/W
ACLK/BCLK Output Enable ( Only used in 6 bit TTL/smart panel, otherwise, use DCLK)
0: Disable
1: Enable
R/W
ACLK(6 bit)/DCLK(8 bit) Polarity Inverted

0: Disable
1: Enable
R/W
DCLK Output Enable

0: Disable
1: Enable
R/W
BCLK(6 bit) Polarity Inverted
62
Realtek
RTD2523B Series
0: Non-Inverted
1: Inverted
www.DataSheet.net/
63
Realtek
RTD2523B Series
Sync Processor
Address: 47
Bit
Mode
R/W
SYNC_SELECT
Default: 00h
Function
Sync Processor Power Down (Stop Crystal Clock In)

0: Normal Run (Default)
1: Power Down
R/W
De-composite type Selection

0:SOY(Default)
1:CS/SOG
R/W
De-composite circuit enable

1: Enable
R/W
Input HS selection
0 : HS_RAW(SS/CS) (Default)
1: SOG/SOY
R/W
Set to 0
R/W
Set to 0
R/W
Measured by Crystal clock (Result showed in CR59) (in Digital Mode)
www.DataSheet.net/
0: Input Active Region (Vertical IDEN start to IDEN stop) (measure at IDEN STOP) (Default)
1: Display Active Region(Vertical DEN start to DEN stop) (measure at DEN STOP)
The function should work correctly when IVS or DVS occurs.
0
R/W
HSYNC & VSYNC Measured Mode

0: HS period counted by crystal clock & VS period counted by HS (Analog mode) (Default)
1: Horizontal resolution counted by input clock & V resolution counted by ENA (Digital mode)
(Get the correct resolution which is triggered by enable signal, ENA)
Address: 48
Bit
Mode
R/W
SYNC_INVERT
Default: 00h
Function
COAST Signal Invert Enable:

1: Inverted
R/W
COAST Signal Output Enable:

1: Enable
R/W
HS_OUT Signal Invert Enable:
64
Realtek
RTD2523B Series

1: Inverted
4
R/W
HS_OUT Signal Output Enable:

1: Enable
R/W
CS_RAW Inverted Enable

0: Normal (Default)
1: Invert
R/W
CLAMP Signal Output Enable

1: Enable
R/W
HS Recovery in Coast
0: Disable (Default) (SS/SOY)
1: Enable (CS or SOG )
R/W
HSYNC Synchronize source

0: AHS (Default)
1: Feedback HS
Address: 49
Bit
Mode
R/W
SYNC_CTRL (SYNC Control Register)
Default: 02h
www.DataSheet.net/
Function
CLK Inversion to latch Feedback HS for Coast Recovery

( Coast Recovery means HS feedback to replace input HS)
0: Non Inversion (Default)
1: Inversion
R/W
Select HS_OUT Source Signal

0: Bypass (SeHs)(Use in Separate Mode)
1: Select De-Composite HS out(DeHs) (In Composite mode)
R/W
Select ADC_VS Source Signal

0: VS_RAW
1: DeVS
R/W
CLK Inversion to latch HS_OUT for Clamp

1: Inversion
R/W
Inversion of HS to measure Vsync

1: Inversion
R/W
HSYNC Measure Source(ADC_HS)
65
Realtek
RTD2523B Series
0: Select ADC_HS (Default)

1: Select SeHS or DeHS by CR49[6]
1:0
R/W
Measure HSYNC/VSYNC Source Select:

00: TMDS
(Default)
01: VIDEO8
10: AHS/ADC_VS
11: Reserved
Y-Pb-Pr Control
DETECT_HSYNC_PERIOD_MSB
Address: 4A
Bit
Mode
7:0
Function
Detected_Hsync_Period[10:3] MSB
Hsync period counted by crystal-clock.
DETECT_HSYNC_PERIOD_LSB
Address: 4B
Bit
Mode
Function
Hysnc_Period_Detect_Reset_Status (Write Clear)
The toggling of polarity of YPbPr Field happens

0: No toggle
1: Toggle
5:3
www.DataSheet.net/
The number of input HS between 2 input VSYNC.

LSB bit [2:0] for YPbPr
2:0
Detected_Hsync_Period[2:0] LSB
Hsync period counted by crystal-clock.
VSYNC_COUNTER_LEVEL_MSB
Address: 4C
Bit
Mode
7:6
--
R/W
Default: 03h
Function
Reserved
Video switch
0: NA (Default)
1: Video8 (Should power on ADC Band-gap CRE8[3])
R/W
SOY De-Composite
0: Auto period de-composite (Default)
1: Force period de-composite
R/W
Pop up Detected_Hsync_Period
0: no pop up
1: pop up result (CR4A[7:0], CR4B[2:0])
2:0
R/W
Vsync counter level count [10:8] MSB
66
Realtek
RTD2523B Series
Vsync detection counter start value.

VSYNC_COUNTER_LEVEL_LSB
Address: 4D
Bit
Mode
7:0
R/W
Default: 00h
Function
Vsync counter level count [7:0] LSB

SYNC_POLARITY_PERIOD_COUNT
Address: 4E
Bit
Mode
7:0
R/W
Default: 50h
Function
Sync polarity period count number [8:1]

STABLE COUNT
Address: 4F
Default: 00h
Bit
Mode
Function
---
Reserved to 0
HSYNC Polarity Change (write clear) flag will be cleared when this byte being accessed
R/W
Vsync measure invert Enable

1: Enable
R/W
Pop Up Stable Period and Polarity Value

0: No Pop Up (Default)
1: Pop Up Result, (CR50[2:0],CR51)
R/W
Stable Period Tolerance

www.DataSheet.net/
0: 2 crystal clks (Default)

1: 4 crystal clks
2
R/W
Stable Count
0 : 32 lines (Default)
1 : 64 lines
R/W
Polarity measure method

0 : High / Low compare (Default)
1 : Fix-Length (The length is decided by CR4E.)
R/W
Stable Measure Start

0 : Stop (Default)
1 : Start (Clear CR4F[6], CR50 and CR51)
Stable_Period_H
Address: 50
Bit
Mode
Function
HS Overflow(16-bits)
Stable Period Change ( only be cleared when set CR4F[0]=1)
Stable Polarity Change
Stable Flag ( only be cleared when re-measured set CR4F[0]=1 )
( only be cleared when set CR4F[0]=1)
( only be cleared when set CR4F[0]=1 )
0: Period or polarity cant get continuous stable status.
67
Realtek
RTD2523B Series
1: Both polarity and period are stable.

3
Stable Polarity (on line monitor)

0: Negative
1: Positive
Compare each lines polarity; if we get continuous N lines with the same one, the polarity is
updated as the stable polarity. N is determined by CR4F [2]. Detect method is determined by
CR4F [1].
2:0
Stable Period[10:8]
Compare each lines period, if we get continuous N lines with the same one, the period is updated
as the stable period. N is determined by CR4F [2].
STABLE_PERIO_L
Address: 51
Bit
Mode
7:0
Function
Stable Period[7:0]
Compare each lines period, if we get continuous N lines with the same one, the period is
updated as the stable period. N is determined by CR4E[2]
MEAS_HS_PER_H (HSYNC Period Measured Result)
Address: 52
Bit
Mode
R/W
Default: 0xh
Function
On Line Auto Measure Enable
www.DataSheet.net/
1: Enable
6
R/W
Pop Up Period Measurement Result

0: No Pop Up (Default)
1: Pop Up Result
R/W
Start a HS & VS period / H & V resolution & polarity measurement (on line monitor)
0: Finished/Disable (Default)
1: Enable to start a measurement, auto cleared after finished
Over-flow bit of Input HSYNC Period Measurement

0: No Over-flow occurred
1: Over-flow occurred
3:0
Input HSYNC Period Measurement Result: High Byte[11:8]

MEAS_HS_PERIOD_L (HSYNC Period Measured Result)
Address: 53
Bit
Mode
7:0
Function
Input HSYNC Period Measurement Result: Low Byte[7:0]
This result is expressed in terms of crystal clocks.
When measured digitally, the result is expressed as the number of input clocks between 2 input HS signals
Address: 54
MEAS_VS_PERIOD_H (VSYNC Period Measured Result)
68
Realtek
Bit
Mode
RTD2523B Series
Function
Input VSYNC Polarity Indicator

0: negative polarity (high period is longer than low one)
1: positive polarity (low period is longer than high one)
Input HSYNC Polarity Indicator

0: negative polarity (high period is longer than low one)
1: positive polarity (low period is longer than high one)
Time-Out bit of Input VSYNC Period Measurement (No VSYNC occurred)

0: No Time Out
1: Time Out occurred
Over-flow bit of Input VSYNC Period Measurement

0: No Over-flow occurred
1: Over-flow occurred
3:0
Input VSYNC Period Measurement Result: High Byte[11:8]

MEAS_VS_PERIOD_L (VSYNC Period Measured Result)
Address: 55
Bit
Mode
7:0
Function
Input VSYNC Period Measurement Result: Low Byte[7:0]
This result is expressed in terms of input HS pulses.
When measured digitally, the result is expressed as the number of input ENA signal within a frame.
www.DataSheet.net/
MEAS_HS_VS_HIGH_PERIOD_H (HSYNC&VSYNC High Period Measured Result)
Address: 56
Bit
Mode
Function
7:4
Input VSYNC High Period Measurement Result: High Byte[11:8]
3:0
Input HSYNC High Period Measurement Result: High Byte[11:8]

MEAS_HS_HIGH_PERIOD_L (HSYNC High Period Measured Result)
Address: 57
Bit
Mode
7:0
Function
Input HSYNC High Period Measurement Result: Low Byte[7:0]
This result is expressed in terms of crystal clocks. When measured digitally, the result is expressed as the number of
input clocks inside the input enable signal
MEAS_VS_HIGH_PERIOD_L (VSYNC High Period Measured Result)
Address: 58
Bit
Mode
7:0
Function
Input VSYNC High Period Measurement Result: Low Byte[7:0]
This result is expressed in terms of input HS pulses

Address: 59
Bit
Mode
7:0
R/W
MEAS_ACTIVE_REGION_H (Active Region Measured by CRSTL_CLK Result)

Function
Active Region Measured By Crystal Clock
1st read: Measurement Result: High Byte[23:16]
69
Realtek
RTD2523B Series
2nd read: Measurement Result: High Byte[15:8]

3rd read: Measurement Result: High Byte[8:0]
Read pointer is auto increase, if write, the pointer is also reset to 1 st result.
Address: 5A
Bit
Mode
7:0
R/W
CLAMP_START (Clamp Signal Output Start)
Default: 10h
Function
Start of Output Clamp Signal Pulse[7:0]:
Determine the number of input double-pixel between the trailing edge of input
HSYNC and the start of the output CLAMP signal.
Address: 5B
Bit
Mode
7:0
R/W
CLAMP_END (Clamp Signal Output End)
Default: 14h
Function
End of Output Clamp Signal Pulse[7:0]:

Determine the number of input double-pixel between the trailing edge of input
HSYNC and the end of the output CLAMP signal.
Address: 5C
Bit
Mode
R/W
CLAMP_CTRL0
Default:00h
Function
Clamp Mask Enable

1: Enable
www.DataSheet.net/
R/W
CLAMP_Trigger_Edge_Inverse
0: Trailing edge (Disable)
1: Leading edge
5:0
R/W
Address: 5D
Bit
Mode
R/W
Mask Line Number before VS [5:0]

CLAMP_CTRL1
Default: 00h
Function
Sync Processor Test Mode

0: Normal (Default)
1: Enable Test Mode;
R/W
(switch 70ns-ck to the time-out & polarity counters)
Select Clamp Mask as De VS

0: Disable
1: Enable
5:0
R/W
Mask Line Number after VS [5:0]
70
Realtek
RTD2523B Series
CR49[6]
ADC sync processor
CR47[2]
1ST
HS
2ND HS
CR48[5]
SeHS
HS_RAW
0
DeHS
CS_RAW
HS_OUT
HS
De-composite
1
SOG/SOY
SOG0/SOY0
CR47[6:5]
CR48[4]
DeVS
CR48[3]
CR5D[6]
COAST
ADC/
PLL
AHS
MUX
CR47[4]
SOG1/SOY1
CR48[7]
Stable Period
Detection
CR48[6]
Clamp Mask
CR47[3]
CR47[2]
1ST VS
CR4F[4:0]
TMDS
00
2ND VS
ADC_HS1
10
0
ADC_VS
1
1
MEAS_HS
(polarity
& period)
Video8 01
CR49[5]
VS_RAW
HS_OUT
D
Clamp Ckt
Clamp
CR48[2]
11
CR49[4]
0
CR49[3]
ADC_HS1
XTAL
CR49[1:0]
HS
1
CR49[2]
CR48[0]
TMDS
CR05[3:2]
AHS
00
MEAS_VS
(polarity
& period)
CR4F[5]
Video8 01
MUX
FB HS
ADC_HS
TMDS(HS)
MUX
IHS to VGIP
ADC_VS 10
CR06[2]
VIDEO8(HS)
11
Measure Block
CR48[0]
CR48[1]
CR05[3:2]
ADC_VS
COAST
MUX
IVS to VGIP
TMDS(VS)
VIDEO8(VS)
CR06[3]
To VGIP
www.DataSheet.net/
Figure 19
Sync processor
Color Processor Control

COLOR_CTRL (Color Control Register)
Address: 5E
Bit
Mode
--
R/W
Default: 00h
Function
Reserved to 0
sRGB precision
0: Normal (Default)
1: 1 bit shift
5:3
R/W
sRGB Coefficient Write Enable

000: Disable
001: Write R Channel (RRH,RRL,RGH,RGL,RBH,RBL) (address reset to 0 when written)
010: Write G Channel (GRH,GBL,GGH,GGL,GBH,GBL) (address reset to 0 when written)
011: Write B Channel (BRH,BRL,BGH,BGL,BBH,BBL) (address reset to 0 when written)
100: R Offset (if users dont need to use offset, set it to 0)
101: G Offset (if users dont need to use offset, set it to 0)
71
Realtek
RTD2523B Series
110: B Offset (if users dont need to use offset, set it to 0)

2
R/W
Enable sRGB Function

1: Enable
R/W
Enable Contrast Function:

0: disable the coefficient (Default)
1: enable the coefficient
R/W
Enable Brightness Function:

0: disable the coefficient (Default)
1: enable the coefficient
SRGB_ACCESS_PORT
Address: 5F
Bit
Mode
7:0
Function
sRGB_COEF[7:0]
For Multiplier coefficient: 9 bit: 1 bit sign, 8 bit fractional part
For filling multiplier coefficient, the sequence should be SIGN bit (High Byte), 8 bit fractional (Low Byte)
For Offset Coefficient: 1 sign, 5 integer, 2 bit fractional part
sRGB output saturation to 1023 and Clamp to 0
sRGB Output is 10 bit
R ' 1 + RR
RG
RB R + Roffset
'
GB G + Goffset
G = GR 1 + GG
B ' BR
BG 1 + BB B + Boffset

www.DataSheet.net/
Brightness Coefficient:
Address: 60
Bit
Mode
7:0
R/W
BRI_RED_COE (Brightness Red Coefficient)

Function
Brightness Red Coefficient:
Valid range: -128(00h) ~ 0(80h) ~
Address: 61
Bit
Mode
7:0
R/W
BRI_GRN_COE (Brightness Green Coefficient)

Function
Brightness Green Coefficient: Valid range:
Valid range: -128(00h) ~ 0(80h)
Address: 62
Bit
Mode
7:0
R/W
+127(FFh)
+127(FFh)
BRI_BLU_COE (Brightness Blue Coefficient)

Function
Brightness Blue Coefficient:
72
Realtek
Valid range: -128(00h)
RTD2523B Series
~ 0(80h) ~
+127(FFh)
Contrast Coefficient:
CTS_RED_COE (Contrast Red Coefficient)
Address: 63
Bit
Mode
7:0
R/W
Default: 80h
Function
Contrast Red Coefficient:
Valid range: 0(00h) ~ 1(80h)
~ 2(FFh)
CTS_GRN_COE (Contrast Green Coefficient)
Address: 64
Bit
Mode
7:0
R/W
Function
Contrast Green Coefficient:
~ 2(FFh)
CTS_BLU_COE (Contrast Blue Coefficient)
Address: 65
Bit
Mode
7:0
R/W
Default: 80h
Default: 80h
Function
Contrast Blue Coefficient:
~ 2(FFh)
Gamma Control
www.DataSheet.net/
Address: 66
GAMMA_PORT
Bit
Mode
7:0
Function
Access port for gamma correction table
(First, users should turn on DCLK and then fill the coefficient)
The input data sequence is {g0[9:2]}, {g0[1:0], 1b0, d0[4:0]}, {3b0, d1[4:0]}; {g2[9:2]}, {g2[1:0], 1b0,
d2[4:0]}, {3b0, d3[4:0]}; ; {g254[9:2]}, {g254[1:0] , 1b0, d254[4:0]}, {3b0, d255[4:0]} for full gamma
table.
The input data sequence is {g0[9:2]}, {g0[1:0], 1b0, d0[4:0]}, {g2[9:2]}, {g2[1:0] , 1b0, d2[4:0]} ,
{g254[9:2]}, {g254[1:0] ,1b0, d254[4:0] } for compact gamma table.
For compact gamma table, d1[4:0]=d0[4:0], d3[4:0]=d2[4:0], , d(2n+1)[4:0]=d(2n)[4:0].
g(n) is 10bit gamma coefficient, and d(n) is g(n+1) g(n) with 5bit.
If n is even, Gamma-port output is g(n) + d(n)*(2bit LSB brightness output)/4.
If n is odd, Gamma-port output is g(n-1) + d(n-1) + d(n)*(2bit LSB brightness output)/4.
Gamma can be only accessed when DCLK exists.
l
The latest stage of d[n] cant let gamma curve exceed 255.
GAMMA_CTRL
Address: 67
Bit
Mode
Function
7
R/W Enable Access Channels for Gamma Correction Coefficient:
Default: 00h
73
Realtek
RTD2523B Series
0: disable these channels (Default)

1: enable these channels
6
R/W
Gamma table enable

0: by pass (Default) (Choose this mode when updating Gamma table)
5:4
R/W
Color Channel of Gamma Table

00: Red Channel (Default)
1: enable
01: Green Channel

10: Blue Channel
11: Red/Green/Blue Channel (R/G/B Gamma are the same)
3:1
--
R/W
Reserved to 0
Gamma Access Type
0: access compact gamma table (Default)
1: access full gamma table
l
Access Gamma_Access register will reset GAMMA_PORT index.
GAMMA_BIST (Color Control Register)
Default: 01h
Address: 68
Bit
Mode
Function
7
R/W Test_mode
0: Disable, dither_out = dither_result[9:2];
// truncate to integer number (Default)
1: Enable, dither_out = dither_result[7:0];
6:4
--
3:2
R/W
// propagate decimal part for test
Reserved to 0
www.DataSheet.net/
Gamma BIST select

00: BIST Disable (Default)
01: Red LUT
10: Green LUT
11: Blue LUT
R/W
Gamma BIST_Progress
0: BIST is done (Default)
1: BIST is running
Gamma BIST Test Result

0: SRAM Fail
1: SRAM OK
Dithering Control
DITHERING_SEQUENCE_TABLE
Address: 69
Bit
Mode
Function
7:6
Dithering Sequence Table (SR3)
5:4
3:2
74
Realtek
1:0
l
RTD2523B Series
There are three set of dithering sequence table, each table contains 32 elements, s0, s1,
, s31.
Each element has 2 bit to index one of 4 dithering table.

l
Input data sequence is {sr3,sr2,sr1,sr0}, {sr7,sr6,sr5,sr4}, , {sr31,sr30,sr29,sr28}, {sg3,sg2,sg1,sg0}, ,

{sg31,sg30,sg29,sg28}, {sb3,sb2,sb1,sb0}, , {sb31,sb30,sb29,sb28} for red, green and blue channel.
l
R + (2R+1) * C choose sequence element, where R is Row Number / 2, and C is Column Number / 2.
DITHERING_TABLE_ACCESS (Dithering Table Access Port)
Address: 6A
Bit
Mode
7:4
Access port for dithering table D00/D02/ D10/D12/D20/D22/D30/D32
3:0
Access port for dithering table D01/D03/ D11/D13/D21/D23/D31/D33
Function
Red, green, blue each channel has 4 dithering table, each table is 2x2 elements, and one element has 4 bit
for 10B/8B, the elements should fill 0 to 3, for 10B/6B, the elements should fill 0 to 15.
Input data sequence is [Dr00 Dr01],[Dr02,Dr03], , [Dr30,Dr31],[Dr32,Dr33], [Dg00,Dg01],[Dg02,Dg03], ,

[Dg30,Dg31],[Dg32,Dg33], [Db00,Db01],[Db02,Db03], , [Db30,Db31],[Db32,Db33].
D00
D01
D10
D11
D20
D21
D30
D31
D02
D03
D12
D13
D22
D23
D32
D33
DITHERING_CTRL
Address: 6B
Function
Bit
Mode
Enable
Access
Dithering
Sequence
Table
7
R/W
0: disable (Default)
Default: 00h
www.DataSheet.net/
1: enable
6
R/W
Enable Access Dithering Table

R/W
Enable Dithering Function

1: enable
5
1: enable
4
R/W
Temporal Dithering
1: Enable
R/W
Dithering Table Value Sign

0: unsigned
1: signed (2s complement)
R/W
Dithering Mode
0: New (Default)
1: Old
R/W
Vertical Frame Modulation

75
Realtek
RTD2523B Series
1: Enable
0
R/W
Horizontal Frame Modulation

1: Enable
{Dithering sequence + Frame Number (if temporal dithering)} mod 4 determine which dithering table to use
www.DataSheet.net/
76
Realtek
RTD2523B Series
Overlay/Color Palette/Background Color Control

OVERLAY_CTRL (Overlay Display Control Register)
Address: 6C
Bit
Mode
7:6
--
R/W
Default: 00h
Function
Reserved to 0
Background color access enable
0: Disable(Reset CR6D Write Pointer to R)
1: Enable
4:2
R/W
Alpha blending level (Also enable OSD frame control register 0x003 byte 1[3:2]
001 ~111: 1/8~ 7/8
R/W
Overlay Sampling Mode Select:

0: single pixel per clock (Default)
1: dual pixels per clock (The OSD will be zoomed 2X in horizontal scan line)
R/W
Overlay Port Enable:

1: Enable
Turn off overlay enable and switch to background simultaneously when auto switch to
www.DataSheet.net/
background.
Address: 6D
BGND_COLOR_CTRL
Bit
Mode
7:0
R/W
Default: 00h
Function
Background color RGB 8-bit value[7:0]
There are 3 bytes color select of background R, G, B, once we enable Background color access channel(CR6C[5]
and the continuous writing sequence is R/G/B
OVERLAY_LUT_ADDR (Overlay LUT Address)
Address: 6E
Bit
Mode
--
R/W
Default: 01h
Function
Reserved to 0
Enable Overlay Color Plate Access:
1: Enable
5:0
l
R/W
Auto-increment while every accessing Overlay LUT Access Port.

COLOR_LUT_PORT (LUT Access Port)
Address: 6F
Overlay 16x24 Look-Up-Table Write Address [5:0]
Bit
Mode
7:0
Function
Color Palette 16x24 Look-Up-Table access port [7:0]
Using this port to access overlay color plate which addressing by the above registers.
77
Realtek
l
RTD2523B Series
The writing sequence into LUT is [R0, G0, B0, R1, G1, B1, R15, G15, and B15] and the address counter will
be automatic increment and circular from 0 to 47.
Image Auto Function

H_BOUNDARY_H
Address: 70
Bit
Mode
--
6:4
R/W
Horizontal Boundary Start:
3:0
R/W
Horizontal Boundary End:
Default: 33h
Function
Reserved
High Byte [10:8]
High Byte [11:8]
H_BOUNDARY_STA_L
Address: 71
Bit
Mode
7:0
R/W
Default: 04h
Function
Horizontal Boundary Start: Low Byte [7:0]

H_BOUNDARY_END_L
Address: 72
Bit
Mode
7:0
R/W
Default: C0h
Function
Horizontal Boundary End: Low Byte [7:0]

V_BOUNDARY_H
Address: 73
Default: 85h
Bit
Mode
--
6:4
R/W
Vertical Boundary Start: High Byte [10:8]
3:0
R/W
Vertical Boundary End: High Byte [11:8]
Function
Reserved
www.DataSheet.net/
Vertical boundary search should be limited by Vertical boundary start.

V_BOUNDARY_STA_L
Address: 74
Bit
Mode
7:0
R/W
Default: 20h
Function
Vertical Boundary Start: Low Byte [7:0]

V_BOUNDARY_END_L
Address: 75
Bit
Mode
7:0
R/W
Default: 42h
Function
Vertical Boundary End: Low Byte [7:0]

RED_NOISE_MARGIN (Red Noise Margin Register)
Address: 76
Bit
Mode
7:2
R/W
1:0
--
Function
Red pixel noise margin setting register
Reserved to 0
GRN_NOISE_MARGIN (Green Noise Margin Register)
Address: 77
Bit
Mode
7:2
R/W
1:0
--
Default: 00h
Default: 80h
Function
Green pixel noise margin setting register
Reserved to 0
78
Realtek
RTD2523B Series
BLU_NOISE_MARGIN (Blue Noise Margin Register)
Address: 78
Bit
Mode
7:2
R/W
1:0
--
Address: 79
Bit
Mode
7:0
R/W
Address: 7A
Bit
Mode
R/W
Default: 18h
Function
Blue pixel noise margin setting register
Reserved to 0
DIFF_THRESHOLD
Default: 85h
Function
Difference Threshold
AUTO_ADJ_CTRL0
Default: 00h
Function
Field_Select_Enable: Auto-Function only active when Even or Odd field.

1: Enable
R/W
Field_Select: Select Even or Odd field. Active when Field_Select_Enable (CR7A[7]).

0: Active when ODD signal is 0 (Default)
1: Active when ODD signal is 1
R/W
Even or Odd pixel be measured

0: Even (Default)
1: Odd
R/W
www.DataSheet.net/
Measure only Even or Odd pixel enable

1: Enable
3:2
R/W
Vertical boundary search:

00: 1 pixel over threshold (Default)
01: 2 pixel over threshold
1:0
R/W
Color Source Select for Detection:

00: B color (Default)
01: G color
10: R color
11: ALL (when using ALL mode, the result SOD value will be right shift 1 bit)
Measure ALL R/G/B can be done in three frames
Address: 7B
Bit
Mode
7:3
R/W
HW_AUTO_PHASE_CTRL0
Default: 00h
Function
Number of Auto-Phase Step
(Valut+1)
(How many times (steps reference CR7B[2:0]) jumps when using Hardware Auto)
79
Realtek
2:0
R/W
RTD2523B Series
Hardware Auto Phase Step

000: Step =1 (Default)
001 Step =2
010: Step =4
011: Step =8
1xx: Step =16
HW_AUTO_PHASE_CTRL1
Address: 7C
Bit
Mode
R/W
Default: 00h
Function
Hardware Auto Phase Select Trigger

0: IVS
1: Vertical Boundary End
R/W
Low Pass Filter
(121-LPF)
1: Enable
5:0
R/W
Initial phase of Auto-Phase (0~63)

For High Freq: the phase sequence is 0,1,2..,63 (Default)
For Low Freq: the phase sequence is 0,2,4,6,8.,126
Address: 7D
AUTO_ADJ_CTRL1
Bit
Mode
R/W
Default: 00h
www.DataSheet.net/
Function
Measure Digital Enable Info when boundary search active

0: Normal Boundary Search (Default)
1: Digital Enable Info Boundary Search.(Digital mode)
R/W
Hardware / Software Auto Phase Switch

0: Software (Default)
1: Hardware
R/W
Color Max or Min Measured Select:

0: MIN color measured (Only when Balance-Mode, result must be complemented) (Default)
1: MAX color measured
R/W
Accumulation or Compare Mode

0: Compare Mode (Default)
1: Accumulation Mode
R/W
Phase Determination Method Selection

0: Edge Mode ( Original TYPE II MODE I) (Default)
1: Edge + Pulse Mode
--
R/W
Reserved to 0
Function (Phase/Balance) Selection
80
Realtek
RTD2523B Series
0: Auto-Balance (Default)
1: Auto-Phase
0
R/W
Start Auto-Function Tracking Function:

0: stop or finished (Default)
1: start
CR7D.6 CR7D.5 CR7D.4 CR7D.3 CR7D.1 CR79
Control Table/ Function
Sub-Function
Auto-Balance
Max pixel
Min pixel
Mode1
Th
Mode2
Th
All pixel
Auto-Phase Type
Accumulation
Table 1 Auto-Tracking Control Table

VER_START_END_H (Active region vertical start Register)
Address: 7E
Bit
Mode
Function
7:4
Active region vertical START measurement result: bit[11:8]
3:0
Active region vertical END measurement result: bit[11:8]

VER_START_L (Active region vertical start Register)
Address: 7F
www.DataSheet.net/
Bit
Mode
7:0
Function
Active region vertical start measurement result: bit[7:0]
VER_END_L (Active region vertical end Register)
Address: 80
Bit
Mode
7:0
Function
Active region vertical end measurement result: bit[7:0]
H_START_END_H (Active region horizontal start Register)
Address: 81
Bit
Mode
7:4
Active region horizontal START measurement result: bit [11:8]
3:0
Active region horizontal END measurement result: bit[11:8]

H_START_L (Active region horizontal start Register)
Address: 82
Bit
Mode
7:0
Function
Active region horizontal start measurement result: bit[7:0]
H_END_L (Active region horizontal end Register)
Address: 83
Bit
Mode
7:0
Address: 84
Function
Function
Active region horizontal end measurement result: bit[7:0]
AUTO_PHASE_3 (Auto phase result byte3 register)
81
Realtek
Bit
Mode
7:0
RTD2523B Series
Function
Auto phase measurement result: bit[31:24]

Address: 85
Bit
Mode
7:0
Function
Address: 86
Bit
Mode
7:0
Function
Address: 87
Bit
Mode
7:0
Function
The measured value of R or G or B color max or min. (Auto-Balance)
Address: 88 Reserved to 0
Video (Color Space Conversion)

YUV2RGB_CTRL (YUV to RGB Control Register)
Address: 89
Bit
Mode
7:5
R/W
Default: 00h
Function
YUV Coefficient Write Enable:
www.DataSheet.net/
000: h12 high byte

001: h12 low byte
010: h22 high byte
011: h22 low byte
100: h23 high byte
101: h23 low byte
110: h33 high byte
111: h33 low byte
4
--
R/W
Reserved to 0
Enable YUV/RGB coefficient Access:
0: Disable
1: Enable
R/W
Cb Cr Clamp
0: Bypass
1: Cb-128, Cr-128
R/W
Y Gain/Offset:
0 : Bypass
1: (Y-16)*1.164
82
Realtek
0
R/W
RTD2523B Series
Enable YUV to RGB Conversion:

0: Disable YUV-to-RGB conversion (Default)
1: Enable YUV-to-RGB conversion
Address: 8A
Bit
Mode
7:0
YUV_RGB_COEF_DATA
Function
COEF_DATA[7:0]
0 Y 16(orY )
R 1.164(or1) h12
Cr 128
YUV/RGB matrix G = 1.164(or1) h 22 h 23

B 1.164(or1)
0
h33 Cb 128
l
l
l
l
l
l
l
h12: 11 bits, 1 bit integer and 10-bit fractional bits (Default: 5_80h)
h22: 10 bits, all fractional bits (Default: 1_40h)
h23: 9 bits, the MSB mean 0.25 (Default: 0_A0h)
h33: 12 bits, 2 bit integer and 10-bit fractional bits (Default: 7_00h)
To fill h coefficients expressed by 2s complement without signed bit.
h22 and h23 cant be 000h
When enable coefficient access, the coefficient fill method should write CR89 [7:5] and then write CR8A
repetitively.
www.DataSheet.net/
83
Realtek
RTD2523B Series
Embedded Timing Controller

TCON_ADDR _PORT
Address: 8B
Bit
Mode
7:0
R/W
Default: 00h
Function
Address port for embedded TCON access

TCON_DATA _PORT
Address: 8C
Bit
Mode
7:0
R/W
Address: 00
Default: 00h
Function
Data port for embedded TCON access

TC_CTRL1 (Timing Controller control register1)
Bit
Mode
R/W
Default: 01h
Function
Enable Timing Controller Function (Global)
1: Enable
Reset all TCON pins after Enable TCON function is set and ties low.
R/W
TCON [n] Toggle Function Reset

0: Not reset (Default)
1: reset by DVS (all registers will be set to 0)
R/W
Inactive Period Data Controlled by internal TCON [13]

www.DataSheet.net/
0: DEN (Default)
1: TCON [13]
4
--
3:2
R/W
Reserved
Crystal Out Frequency (Glitch free mux)
00: 1/4 X (Default)
01: 1/2 X
1X: 1X
1:0
R/W
Display Port Configuration:

00: TTL
01: HZ (Default)
10: LVDS
11: RSDS
Address: 01
LVDS Location Pin Driving Control
Bit
Mode
7:5
--
R/W
Default: 00h
Function
Reserved to 0
Pin110/111/112/113/114/115/118/119/120/121/122
Pin 48/49/50/51/52/53/54/55/56/57 drive current setting
84
Realtek
RTD2523B Series
0: 4mA
1: 6mA
3:1
R/W
Display Port Driving Current Control

TTL:61-70,73-82,85-94, 97-106
RSDS TYPE 1: (73-82,61-70(odd/even swap=1) or (97-106,85-94(odd/even swap=0))
000~111: Bit[3]*4 + Bit[2]*4 + Bit[1]*2mA
RSDSIII:(97-106,85-94,73-82,61-70)
LVDS:(85-94,73-82)
RSDS TYPE I:(73-82,61-70(odd/even swap=0) and (97-106,85-94(odd/even swap=1))
000~111: Bit[3]*2 + Bit[2]*1 + Bit[1]*0.5mA + 2.5 mA
--
Address: 02
Reserved to 0
RSDS Misc
Bit
Mode
R/W
Default: 00h
Function
RSDS data latch Inverted

0: Non-Inverted
1: Inverted
6:4
R/W
RSDS data latch Delay

000: 0ns delay
001: 0.5ns delay
www.DataSheet.net/
010: 1ns delay

011: 1.5ns delay
100: 2ns delay
101: 2.5ns delay
110: 3ns delay
111: 3.5ns delay
3
--
R/W
Reserved to 0
RSDS Green / Clock Pair Swap (Also refer to CR29[6:4])
0: No Swap (Default)
1: Swap
R/W
RSDS High/Low Bit Swap (data) (Also refer to CR29[6:4])

0: Swap (Default)
1: No Swap
R/W
RSDS Differential pair PN swap (data) (Also refer to CR29[6:4])

0: No Swap (Default)
1: Swap
AU 17" RSDS panel pin order:

B0B1B2G0G1G2CLKR0R1R2
85
Realtek
RTD2523B Series
QDI 17" RSDS panel pin order:

B2B1B0G2G1G0CLKR2R1R0
CMO 17" RSDS panel pin order:
B2B1B0CLKG2G1G0R2R1R0
l Total swap function:
Even/Odd swap
Red/Blue swap
8 bit MSB/LSB swap
6 bit MSB/LSB swap
RSDS High/Low bit swap
RSDS P/N swap
RSDS Green/Clk swap

l 6 bit MSB/LSB swap G0 G1 G2 CK G2 G1 G0 CK
l Green/Clk swap
G0 G1 G2 CK CK G0 G1 G2
l 6 bit MSB/LSB swap first, then Green/Clk swap G0 G1 G2 CK G2 G1 G0 CK CK G2 G1 G0
Anti-Flicker Control
Anti-flicker control is intended to switch polarity control of the panel, the hardware detects the picture
condition and switch the toggle style between 1-line/2-line, and the dedicated polarity control pin is TCON 7,
users should build one-line toggle in TCON6 and then TCON 7 will auto switch between 1-line/2-line polarity
change.
Address: 03
Pixel Threshold High Value for Smart Polarity (TH1)
Default: 00h
www.DataSheet.net/
Bit
Mode
7:0
R/W
Address: 04
Function
2 line Sum of Difference Threshold 1 Value: bit [7:0]
Pixel Threshold Low Value for Smart Polarity (TH2)
Bit
Mode
7:0
R/W
Address: 05
Mode
R/W
Default: 00h
Function
2 line Sum of Difference Threshold 2 Value: bit [7:0]
Line Threshold Value for Smart Polarity
Bit
ie:TH1
ie:TH2
Default: 00h
Function
Measure Dot Pattern over Threshold
1: Run.
Auto: always measure (Reference to CR05[5])
Manual: start to measure, clear after finish
0: Stop
Dot Pattern Sum of Difference Measure Result

1: Over threshold
0: Under threshold
R/W
Anti-Flicker Auto-Measure Control

1: Auto
86
Realtek
RTD2523B Series
0: Manual
4:0
R/W
Over Difference Line Threshold Value: bit [4:0]
RSDS Display Data Bus Control

Address: 06
RSDS Display Data Bus Interleaving Line Buffer Length High Byte
Bit
Mode
R/W
Default: 00h
Function
RSDS Type III Line Buffer Enable
0: Disable
1: Enable
6:5
R/W
Buffer SRAM Selection

00: Front Even-SRAM
01: Front Odd-SRAM
10: Back Even-SRAM
11: Back Odd-SRAM
R/W
BIST Test is running

0: Stop
1: Start
R/W
BIST Test result

www.DataSheet.net/
0: Fail
1: Ok
2
R/W
Display Data Bus Interleaving Enable

1: Enable
1:0
R/W
Interleaving Line Buffer Line Buffer: High Byte [9:8]
Address: 07
RSDS Display Data Bus Interleaving Line Buffer Length Low Byte
Bit
Mode
Function
7:0
R/W
Default: 00h
Interleaving Line Buffer Line Buffer: Low Byte [7:0]
TCON Horizontal/Vertical Timing Setting

Address: 08
TCON [0]_VS_LSB (TCON [0] Vertical Start LSB Register)
Bit
Mode
7:0
Address: 09
Function
Line number [7:0] at which TCON control generation begins
TCON [0]_VS_MSB (TCON [0] Vertical Start/End MSB Register)
Bit
Mode
--
Function
Reserved
87
Realtek
RTD2523B Series
6:4
Line number [10:8] at which TCON control generation ends
--
Reserved
2:0
Line number [10:8] at which TCON control generation begins
Address: 0A
Bit
Mode
7:0
Address: 0B
Bit
Mode
7:0
Address: 0C
TCON [0]_VE_LSB (TCON [0] Vertical End LSB Register)

Function
Line number [7:0] at which TCON control generation ends
TCON [0]_HS_LSB (TCON [0] Horizontal Start LSB Register)
Function
Pixel count [7:0] at which TCON goes active
TCON [0]_HS_MSB (TCON [0] Horizontal Start/End MSB Register)
Bit
Mode
Function
--
Reserved
6:4
Pixel count [10:8] at which TCON goes inactive
--
Reserved
2:0
Pixel count [10:8] at which TCON goes active
To be triggered on rising edge of the DCLK

Address: 0D
Bit
TCON [0]_HE_LSB (TCON [0] Horizontal End LSB Register)
Mode
Function
www.DataSheet.net/
7:0
Pixel count [7:0] at which TCON goes inactive
If the register number is large than display format, the horizontal component is always on.
Real TCON_HS = TCON_HS-4, Real TCON_HS = TCON_HS-4
Address: 0E
Bit
Mode
R/W
TCON [0]_CTRL (TCON [0] Control Register)
Default: 00h
Function
TCON [n] Enable (Local)
0: Disable (TCON [n] output clamp to 0) (Default)
1: Enable
R/W
Polarity Control
0: Normal output (Default)
1: Inverted output
5:4
--
R/W
Reserved to 0
Toggle Circuit Enable/Disable
0: Normal TCON output (Default)
1: Toggle Circuit enable
When using toggle circuit enable mode, the TCON[n] will be 1 clock earlier than TCON[n-1] and
then toggling together, finally output will be 1 clock delay comparing to toggling result.
2:0
R/W
TCON [13:10] & TCON [7:4] (TCON Combination Select)
88
Realtek
RTD2523B Series
TCON [13] has inactive data controller function.
TCON [13]~[10] has dot masking function
TCON [7] has flicking reduce function.
000: Normal TCON output (Default) (When toggle enable, it will toggle itself)
001: Select TCON [n] AND with TCON [n-1]
010: Select TCON [n] OR with TCON [n-1]
011: Select TCON [n] XOR with TCON [n-1]
100: Select TCON [n-1] rising edge as toggle trigger signal (only when toggle enable)
101: Select TCON [n-1] rising edge as toggle trigger signal, then AND (only when toggle enable)
110: Select TCON [n-1] rising edge as toggle trigger signal, then OR ( only when toggle enable)
111: Select TCON [n] and TCON [n-1] on alternating frames.
-------------------------------------------------------------------------------------------------------------------TCON [9:8] (TCON Combination Select)
000: Normal TCON output
001: Select TCON [n] AND with TCON [n-1]
010: Select TCON [n] OR with TCON [n-1]
011: Select TCON [n] XOR with TCON [n-1]
100: Select TCON [n-1] rising edge as toggle trigger signal (when toggle enable)
101: Select TCON [n-1] rising edge as toggle trigger signal, then AND (when toggle enable)
www.DataSheet.net/
110: Select TCON [n-1] rising edge as toggle trigger signal, then OR (when toggle enable)
111: Select TCON [n] and TCON [n-1] reference ODD signal as alternating frames.
-------------------------------------------------------------------------------------------------------------------TCON [3] (TCON Combination Select)
000: Normal TCON output
001: Select TCON [3] AND with TCON [2]
010: Select TCON [3] OR with TCON [2]
011: Select TCON [3] XOR with TCON [2]
100: Select TCON [2] rising edge as toggle trigger signal (when toggle enable)
101: Select TCON [2] rising edge as toggle trigger signal, then AND (when toggle enable)
110: Select TCON [2] rising edge as toggle trigger signal, then OR (when toggle enable)
111: Select reset(ODD=0) or set(ODD=1) TCON [3] by DVS, when toggle function enable
-------------------------------------------------------------------------------------------------------------------TCON [2] (Clock Toggle Function)[toggle function is inactive]
00x: Normal TCON output
010: Select DCLK/2 when TCON [2] is 0
89
Realtek
RTD2523B Series

-------------------------------------------------------------------------------------------------------------------TCON [1]
xx0: Normal TCON output
xx1: Reverse-Control Signal output
-------------------------------------------------------------------------------------------------------------------TCON [0]
00x: Normal TCON output
010: EVEN REV 18/24-bit function (REV0 on TCON [0])
ODD REV 18/24-bit function (REV1 on TCON [1])
011: ALL REV 36/48-bit function (REV on TCON [0], can also on TCON [1])
100: EVEN data Output Inversion Controlled by TCON [0] is 0
ODD data Output Inversion Controlled by TCON [1] is 0
101: EVEN data Output Inversion Controlled by TCON [0] is 1
ODD data Output Inversion Controlled by TCON [1] is 1
Dot masking
www.DataSheet.net/
Address: 5F/67/6F/77 TC_DOT_MASKING_CTRL

Bit
Mode
7:3
R/W
Reserved to 0
R/W
Red Dot Masking Enable
Default: 00h
Function
1: Enable
1
R/W
Green Dot Masking Enable

1: Enable
R/W
Blue Dot Masking Enable

1: Enable
When applying dot masking, the timing setting for TCON will be
Real TCON_Mask_STA = TCON_STA+2
Real TCON_Mask_END = TCON_END +2
90
Realtek
RTD2523B Series
TCON [0] ~ TCON [13] Control Registers Address Map

Address
Data(# bits)
Default
0A,09,08
TCON [0]_VS_REG (11)
0D,0C,0B
TCON [0]_HS_REG (11)
0E
TCON [0]_CTRL_REG
0F
Reserved
12,11,10
15,14,13
16
TCON [1]_CTRL_REG
17
Reserved
1A,19,18
1D,1C,1B
1E
TCON [2]_CTRL_REG
1F
Reserved
22,21,20
25,24,23
26
TCON [3]_CTRL_REG
27
Reserved
2A,29,28
2D,2C,2B
2E
TCON [4]_CTRL_REG
2F
Reserved
32,31,30
35,34,33
36
TCON [5]_CTRL_REG
37
Reserved
3A,39,38
3D,3C,3B
3E
TCON [6]_CTRL_REG
00
00
00
www.DataSheet.net/
00
00
00
00
91
Realtek
RTD2523B Series
3F
Reserved
42,41,40
45,44,43
46
TCON [7]_CTRL_REG
47
Reserved
4A,49,48
4D,4C,4B
4E
TCON [8]_CTRL_REG
4F
Reserved
52,51,50
55,54,53
56
TCON [9]_CTRL_REG
57
Reserved
5A,59,58
5D,5C,5B
5E
TCON [10]_CTRL_REG
5F
TCON [10]_CTRL_REG
62,61,60
65,64,63
66
TCON [11]_CTRL_REG
00
67
TCON [11]_CTRL_REG
00
6A,69,68
6D,6C,6B
6E
TCON [12]_CTRL_REG
00
6F
TCON [12]_CTRL_REG
00
72,71,70
75,74,73
76
TCON [13]_CTRL_REG
00
00
00
www.DataSheet.net/
00
00
92
Realtek
77
RTD2523B Series
TCON [13]_CTRL_REG
00
Control For LVDS

Address: 78
Bit
7
LVDS_CTRL0
Default: 00h
Mode
R/W Power up band-gap of LVDS/RSDS
Function
0: Off (Default)
1: On
6
R/W
Power up LVDS PLL

0: Power down (Default)
1: Normal
R/W
Power up output even-port ( all output modes )

1: Normal
R/W
Power up output odd-port ( all output modes )

1: Normal
3:2
R/W
Watch Dog Model

www.DataSheet.net/
00: Enable Watch Dog(Default)

01: Keep PLL VCO = 1V
1x: Disable Watch Dog
1
--
Reserved to 0
Watch Dog Control Flag (Write to clear)

0: Watch dog not active (Default)
1: Watch dog active, Reset PLL and set VCO = 1V
Address: 79
Bit
7
LVDS_CTRL1
Default: 04h
Mode
Function
R/W Enable PLL test signal output to pin 85
1: Enable
R/W
Select PLL test signal

0: Fbak (Default)
1: Fin
5:3
R/W
STSTL [2:0]: select test attribute

000: High Impedance (Default)
001: VOCME
93
Realtek
RTD2523B Series
010: VBG
011: IB100u(20K ohm to GND)
1xx: TSTPLL (50 ohm to VDD)
2:0
R/W
Address: 7A
Bit
7:6
5:4
RSDS / LVDS Output Common Mode (Default: 100b)

LVDS_CTRL2
Default: 16h
Mode
-Reserved to 0
R/W
Function
SBGL [1:0]: Band-gap Voltage (~1.2V)

00: ~1.13V
01: ~1.20V (Default)
10: ~1.25V
11: ~1.35V
3:0
R/W
Address: 7B
Bias Generator Adjust (0110)

LVDS_CTRL3
Default: 12h
Bit
Mode
Function
7:6
--
5:3
R/W
SIL [2:0]: PLL charge pump current (I=5uA+5uA*code) (Default: 010)
2:1
R/W
SRL [1:0]: PLL resistor (Default: 01)
R/W
BMTS: Bit-Mapping Table Select
Reserved to 0
www.DataSheet.net/
0: Table 1 (Default)
1: Table 2
TCLK+
LVDS
Even A
Even B
Even C
Even D
Odd A
Odd B
Odd C
Odd D
Bit 1
ER1
EG2
EB3
ER7
OR1
OG2
OB3
OR7
Bit 0
ER0
EG1
EB2
ER6
OR0
OG1
OB2
OR6
Bit 6
EG0
EB1
DEN
RSV
OG0
OB1
DEN
RSV
Bit 5
Bit 4
Bit 3
Bit 2
ER5
ER4
ER3
ER2
EB0
EG5
EG4
EG3
VS
HS
EB5
EB4
EB7
EB6
EG7
EG6
OR5
OR4
OR3
OR2
OB0
OG5
OG4
OG3
VS
HS
OB5
OB4
OB7
OB6
OG7
OG6
Bit-Mapping 6bit(5~0)+2bit(7~6)
Bit 1
ER1
EG2
EB3
ER7
OR1
OG2
OB3
OR7
Bit 0
ER0
EG1
EB2
ER6
OR0
OG1
OB2
OR6
Bit 6
EG0
EB1
DEN*6
RSV*7
OG0
OB1
DEN*2
RSV*3
Bit 5
ER5
EB0
VS*5
EB7
OR5
OB0
VS*1
OB7
Bit 1
ER3
EG4
EB5
ER1
Bit 0
ER2
EG3
EB4
ER0
Bit 6
EG2
EB3
DEN
RSV
Bit 5
ER7
EB2
VS
EB1
Bit 1
ER3
EG4
EB5
ER1
Bit 0
ER2
EG3
EB4
ER0
Bit 6
EG2
EB3
DEN*6
RSV*7
Bit 5
ER7
EB2
VS*5
EB1
TCLK+
LVDS
Even A
Even B
Even C
Even D
Bit 4
ER6
EG7
HS
EB0
Bit 3
ER5
EG6
EB7
EG1
Bit 2
ER4
EG5
EB6
EG0
94
Realtek
Odd A
Odd B
Odd C
Odd D
OR3
OG4
OB5
OR1
Address: 7C
Bit
7:6
OR2
OG3
OB4
OR0
RTD2523B Series
OG2
OB3
DEN
RSV
OR7
OR6
OR5
OR4
OB2
OG7
OG6
OG5
VS
HS
OB7
OB6
OB1
OB0
OG1
OG0
Bit-Mapping 6bit(7~2)+2bit(1~0)
LVDS_CTRL4
OR3
OG4
OB5
OR1
OR2
OG3
OB4
OR0
OG2
OB3
DEN*2
RSV*3
OR7
OB2
VS*1
OB1
Default: 80h
Function
Mode
R/W E_RSV: even port reserve signal select
11: Always 1
10: Always 0
01: TCON [11]
00: PWM_0
5:4
R/W
E_DEN: even port data enable signal select

11: Always 1
10: Always 0
01: TCON [9]
00: DENA
3:2
R/W
E_VS: even port VS signal select

11: Always 1
10: Always 0
01: TCON [7]
www.DataSheet.net/
00: DVS
1:0
R/W
E_HS: even port HS signal select

11: Always 1
10: Always 0
01: TCON [5]
00: DHS
Address: 7D
Bit
7:6
LVDS_CTRL5
Mode
R/W O_RSV: odd port reserve signal select
Default: 80h
Function
11: Always 1
10: Always 0
01: TCON [13]
00: PWM_1
5:4
R/W
O_DEN: odd port data enable signal select

11: Always 1
10: Always 0
01: TCON [9]
00: DENA
95
Realtek
3:2
R/W
RTD2523B Series
O_VS: odd port VS signal select

11: Always 1
10: Always 0
01: TCON [7]
00: DVS
1:0
R/W
O_HS: odd port HS signal select

11: Always 1
10: Always 0
01: TCON [5]
00: DHS
Address: 7E Reserved
www.DataSheet.net/
96
Realtek
RTD2523B Series
Pin Share
Address: 8D
Bit
Mode
7:6
R/W
PIN_SHARE_CTRL0
Default: 00h
Function
Pin 3 (Power on latch for MCU location selection)

00: PWM0
01: TCON0
10: DVS
11: TCON3
5:4
R/W
Pin 4 (Power on latch for Xtal in Freq (M2PLL) selection)

00: PWM1
01: TCON1
10: DHS
11: TCON12
3:2
R/W
Pin 48
00: COUT (Default)
01: PWM1
10: DHS
11: TCON0
1:0
R/W
www.DataSheet.net/
Pin 49
00: TCON7 (Default)
01: PWM2
10: DVS
11: TCON1
Address: 8E
Bit
Mode
R/W
PIN_SHARE_CTRL1
Default: 04h
Function
Pin 50/51
0: DDCSCL1/DDCSDA1
1: TCON4/TCON9
R/W
Pin 52/53
0: TCON13/TCON7
1: DCLK/DEN (Should set CR46[1]=1 first )
i.e. Become SDIO0/SDIO1 if Power on latch for parallel port and MCU 52/53 location.
5:4
R/W
Pin 54
00: TCON11
01: DHS
10: BGRN0
97
Realtek
RTD2523B Series
11: Rsv
i.e. Become SDIO2 if Power on latch for parallel port and MCU 54 location.
3
R/W
Pin 55/56/57
0: TCON0/TCON12/TCON3
1: BGRN1/BRED0/BRED1
i.e. Become SDIO3/SCSB/SCLK if Power on latch for MCU 55-57 location.
R/W
Pin 122 (During reset period, the output should be M2PLL Out)
0: Normal function (Refer to CR8F[0])
1: M2PLL
R/W
Pin 110
0: COUT (Default)
1: TCON13
--
Address: 8F
Bit
Mode
7:6
R/W
Reserved to 0
PIN_SHARE_CTRL2
Default: 00h
Function
Pin 111
00: V0
01: ARED1
10: PWM1
www.DataSheet.net/
11: TCON2
5:4
R/W
Pin 112/113/114
00: V1/V2/V3
01: ARED0/AGRN1/AGRN0
10: PWM2/DDCSCL2/DDCSDA2
i.e. Become SDIO0/SDIO1/SDIO2 if Power on latch for parallel port and MCU left location.
R/W
Pin 115/118/119
0: V4/V5/V6
i.e. Become SDIO3/SCSB/SCLK if Power on latch for parallel port and MCU left location.
2:1
R/W
Pin 120/121
00: V7/VCLK
01: DCLK/DENA
10: DDCSDA2/DDCSCL2
11: TCON6/TCON4
R/W
Pin 122 (Normal function):
98
Realtek
RTD2523B Series
0: PWM0
1: TCON9
www.DataSheet.net/
99
Realtek
RTD2523B Series
Embedded OSD
OSD_ADDR_MSB (OSD Address MSB 8-bit)
Address: 90
Bit
Mode
7:0
R/W
Function
OSD MSB 8-bit address
OSD _ADDR_LSB (OSD Address LSB 8-bit)
Address: 91
Bit
Mode
7:0
R/W
Function
OSD LSB 8-bit address
OSD_DATA_PORT (OSD Data Port)
Address: 92
Bit
Mode
7:0
Function
Data port for embedded OSD access
Refer to the embedded OSD application note for the detailed.

OSD_SCRAMBLE
Address: 93
Bit
Mode
R/W
Default: 05
Function
BIST Start
0: stop (Default)
1: start (auto clear to 0 when BIST finish)
www.DataSheet.net/
BIST Result ( Read this bit when CR05[7] return to stop condition )
0: fail (Default)
1: success
MCU writes data when OSD ON status (Queue 1 byte data)

0: MCU writes data to OSD but not to real position (There is one level buffer here)
1: MCU doesnt write data, or data has been written to real position
Double_Buffer_Write_Status
0: double buffer write out is finish, or data write to double buffer is not ready, or no double buffer
function.
1: after data write to dbuf and before dbuf write out, such that double buffer is busy.
--
2:0
R/W
Reserved to 0
Double buffer depth (Default=6) [ Should set CR6C[0]=1]
000~101=>1~6
Address: 94
Bit
Mode
7:0
R/W
OSD_TEST
Default: 00
Function
Testing Pattern
100
Realtek
RTD2523B Series
Reset Out and Panel Switch MOS Control

POWER_ON_RESET_REGULATOR
Address: 95
Bit
Mode
7:6
R/W
Default: 14
Function
Negative Threshold Value For Power on Reset

00:2.1V(Default)
01:2.4V
10:2.6V
11:2.8V
5:4
R/W
Negative Threshold Value For MCU Power Detecting

00: 1.2V
01: 1.3333V (Default)
10: 1.4666V
11: 1.6V
R/W
ADC Regulator Function

0: Enable (Default)
1: Disable
2:0
R/W
ADC Regulator Voltage Value[2:0] (supplying 200mA current)

000 to 111 => 2.2V to 1.5V (Default 101=>1.8V)
www.DataSheet.net/
EBD_REGLATOR_VOL
Address: 96
Bit
Mode
7:5
R/W
Default: 88
Function
Digital Core Regulator Voltage Value[2:0] (supplying 200mA current)

000 to 111 => 2.2V to 1.5V (Default 100=>1.8V)
4:3
R/W
Band-gap Voltage Of Regulator Adjust

Default: 01
R/W
Reserved to 0
R/W
Panel Switch ( only for 3.3V)

0: switch off (Default)
1: switch on
--
Reserved to 0
Schmitt Trigger Control

Address: 97
Bit
Mode
R/W
HS_SCHMITT_TRIGGE_CTRL
Default: 41h
Function
HSYNC Schmitt Power Down (Only for Schmitt trigger new mode)
101
Realtek
RTD2523B Series
1: Normal
6
R/W
Threshold Select (For new mode only)

0: Category 2
1: Category 1 (Default)
R/W
Schmitt Trigger Mode

0: Old mode (Default)
1: New mode
R/W
Threshold Voltage Fine Tune (For new mode only)

0: 0V (Default)
1: -0.1V
3:2
R/W
Positive Threshold Voltage
1:0
R/W
Negative Threshold Voltage
There are 3 mode of the HSYNC Schmitt trigger.

1. Old mode 1: original HSYNC Schmitt trigger.
bit[6:5]=00 Vt+ = 1.41V, Vt- = 1.0V
2. Old mode 2: The easy HSYNC Schmitt trigger.
bit[6:5]=10
Bit[1:0]
Vt+
Vt01
2.68V
1.7V
10
2.3
1.3
11
2.0V
1.3V
New mode: Fully programmable Schmitt trigger.
The following table will determine the Schmitt Trigger positive and negative voltage:
bit[6]=1 Category 1
bit[6] = 0 Category 2
bit[3:2]
Vt+
bit[1:0]
Vtbit[3:2]
Vt+
bit[1:0]
00
1.2V
00
0.2V
00
1.6V
00
01
1.4V
01
0.4V
01
1.7V
01
10
1.5V
10
0.7V
10
2.0V
10
11
1.7V
11
1.0V
11
2.1V
11
After we get the threshold voltage by the table, we still can fine tune it:
Final Positive Threshold Voltage = Vt+ - 0.1* bit[4]
Final Negative Threshold Voltage = Vt-- 0.1* bit[4]
www.DataSheet.net/
3.
Vt0.2
0.75
2.0
2.1
102
Realtek
RTD2523B Series
Phase-Lock-Loop (PLL)
DDS Setting for ADC
Address: 98
PLL_DIV_CTRL
Bit
Mode
7
R/W PFD Selection
Default: 04h
Function
0: New PFD fine (Default)

1: New PFD coarse ( the resolution will be 1/2 of the PFD fine mode)
6
R/W
DDS Tracking Edge

0: HS positive edge (Default)
1: HS negative edge
R/W
R/W
DDS Reset Enable

0: Normal function (Default)
1: DDS circuits reset will be asserted, for test only
Test Mode: (for production test)
0: Normal (Default)
1: Test Mode
R/W
HS output synchronized by
0: phase 32
1: phase 0 (Default)
www.DataSheet.net/
2:1
R/W
R/W
Delay Compensation Mode

00: Mode 0
01: Mode 1
10: Mode 2 (Default)
11: Mode 3
Clock select for DIV
0: phase 0 (phase-0 of PLL2) (Default)
1: internal CLK (Fav)
I_CODE_L
Address: 99
Bit
Mode
Function
7:3
R/W Old/New mode: I_Code [9:5] (Default: 01000)
2
R/W
Old mode: I_Code [4]
Default: 47h
(Default=1)
New mode:
I-code control mechanism
0: new linear mode, PE*(2+NEW_I[13])
1: old mode, P-code = I[17:0] 1 (Default)
1:0
R/W
Old mode: I_Code [3:2] (Default: 11)

New mode: P-code protection mode
00 => No protection
01 => 1 bit protection
10 => 2 bits protection
103
Realtek
RTD2523B Series
11 => 3 bits protection (Default)

I_CODE_M
Address: 9A
Bit
Mode
7:6
R/W Old mode :I_Code [15:14] (Default: 00)
5
R/W
Default: 00h
Function
Old mode :I_code [13] (Default:0)

New mode :I_code calibrated setting
R/W
R/W
Old mode :I_Code [11]
R/W
I_Code [10] or PFD type selection
Old mode :I_Code [12] (Default:0)

New mode :P_code calibrated setting
0: Old PFD (Default)

1: New PFD
1
R/W
Old mode :I_Code [1] (Default: 0)

New mode :
P-code mapping curve
(PE*2+NEW_I[12])* 2
0: choose the new P-code mapping curve
NEW _ P+ 2
1: choose the old P-code mapping curve

0
R/W
Old mode: I_Code [0] (Default: 0)

New mode:
www.DataSheet.net/
I-code multiplication factor

0: choose the new I-code multiplication factor = 2
( NEW _ I [ 9:5]+ 2 )
1: choose the old I-code multiplication factor

I CONTROL =( I-CODE control mechanism)*(I-code multiplication factor)
Address: 9B
P_CODE
Bit
Mode
Function
7
R/W Phase Swallow Down Enable
0: Swallow Up (Default)
1: Swallow Down
6:5
R/W
I_Code[17:16] Default: 00b
4:0
R/W
P_Code[4:0] Default: 18h

PFD_CALIBRATED_RESULTS
Address: 9C
Bit
Mode
--
R/W
5:0
Default: 18h
Default: 8b 00xxxxxx
Function
Reserved to 0
PFD Calibration Enable
Overwrite 0 to 1 return a new PFD calibrated results.
PFD Calibrated Results[5:0]
PE_MEARSURE
Address: 9D
Bit
Mode
7:6
--
Default: 00h
Function
Reserved to 0
104
Realtek
5
R/W
RTD2523B Series
PE Measure Enable
1: Start PE Measurement, clear after finish.
4:0
PE Value Result [4:0]

PE_MAX_MEASURE
Address: 9E
Bit
Mode
---
R/W
Default: 00h
Function
Reserved to 0
PE Max. Measure Enable
1: Start PE Max. Measurement
R/W
PE Max. Measure Clear

0: clear after finish (Default)
1: write 1 to clear PE Max. Value
4:0
PE Max Value[4:0]
FAST_PLL_CTRL
Address: 9F
Bit
Mode
--
R/W
Default: 00h
Function
Reserved to 0
Enable APLL Setting
www.DataSheet.net/
1: Enable (Auto clear when finished)

When CR9F[5] enabled, enable this bit will write PLL2M/N, PLLDIV and DDS SUM_I at the end
of input vertical data enable
5
R/W
Enable Fast PLL Mechanism

1: Enable
--
R/W
Reserved to 0
DDS I_SUM Setting Updated Enable
1: Enable (Auto clear when finished)
R/W
Measure I_SUM
0: Disable
1: Enable (Auto clear after finish)
R/W
Enable Port A0
0: Disable Port A0 Access
1: Enable Port A0 Access
When this bit is 0, port address will be reset to 00, and will auto increase when read or write
105
Realtek
0
R/W
RTD2523B Series
Select I_SUM for Read

1: Select SUM_I_NOW[31:0] for read
0: Select SUM_I_PRE[31:0] for read
Address: A0
Bit
Mode
7:0
R/W
FAST_PLL_ISUM
Default: 80h
Function
I_SUM (Auto Increase)

1st I_SUM[31:24]
2nd I_SUM[23:16]
3rd I_SUM[15:8]
4th I_SUM[7:0]
www.DataSheet.net/
106
Realtek
RTD2523B Series
ADC PLL1
PLL1_M (M Parameter Register)
Address: A1
Bit
Mode
7:0
R/W
Default: 0Fh
Function
PLL1M[7:0] (PLL1_DPM value 2)

PLL1_N (N Parameter Register)
Address: A2
Bit
Mode
R/W
Default: 80h
Function
PLL1PWDN (PLL1 Power Down)

0: Normal Run
1: Power Down (Default)
6:4
---
3:0
R/W
l
l
Reserved to 0
PLL1N[3:0] (PLL1_DPN value 2)
PLL1_N modify to only 4-bit.

Assume PLL1_M=0x0B, P1M=0x0B+2=13; PLL1_N=0x03, P1N=0x03+2=5; F_IN = 24.576MHz. F_PLL1 =
F_IN x P1M / P1N = 24.576 x 13 / 5 = 63.8976MHz
If the target frequency is F_ADC, the constraint of F_PLL1 is (15/16)*F_ADC < F_PLL1 < F_ADC
PLL1_CRNT (PLL1 Current/Resistor Register)
Address: A3
Bit
Mode
R/W
Reserved to 0
6:4
R/W
PLL1VR[2:0] (PLL1 Loop Filter Resister Control)
Default: 33h
Function
000: 20K
www.DataSheet.net/
001: 21K
010: 22K
011: 23K (Default)
100: 24K
101: 25K
110: 26K
111: 27K
3:0
R/W
PLL1SI[3:0] (PLL1 Charger Pump Current) (Default: 0011b)

Icp = 2.5uA+2.5uA*bit[0]+5uA*bit[1]+10uA*bit[2]+20uA*bit[3]
Keep Icp/PLL1_DPM constant

PLL1_WD (PLL1 Watch Dog Register)
Address: A4
Bit
Mode
Default: 0Eh
Function
PLL1STATUS (PLL1 WD Status)

0: Normal (Default)
1: Abnormal
R/W
PLL1WDRST (PLL1 WD Reset)

0: Normal (Default)
1: Reset
107
Realtek
5
R/W
RTD2523B Series
PLL1WDSET (PLL1 WD Set)

0: Normal (Default)
1: Set
4:3
R/W
PLL1WDVSET[1:0] (PLL1 WD Voltage Set)

00: 2.46V
01: 1.92V(Default)
10: 1.36V
11: 1.00V
R/W
PLL1UPDN (PLL1 Frequency Tuning Up/Down)

0: Freq Down
1: Freq Up (Default)
R/W
PLL1MSBSTOP (PLL1 Frequency Tuning Enable)

0: Disable
1: Enable (Default)
---
Reserved to 0
ADC PLL2
Address: A5
Bit
Mode
7:0
R/W
PLL2_M (M Parameter Register)
Default: 3Eh
Function
PLL2_M[7:0] (PLL2_DPM value 2) (Default 3E)

www.DataSheet.net/
Address: A6
Bit
Mode
7:0
R/W
l
l
l
PLL2_N (N Parameter Register)
Default: 3Dh
Function
PLL2_N[7:0] (PLL2_DPN value 2) (Default 3D)
Assume PLL2_M=0x0A, P2M=0x0A+2=12; PLL2_N=0x04, P2N=0x04+2=6; F_IN =65 MHz .

F_PLL2 = F_IN x P2M x 2 / P2N /2 = 65 x 12 x 2 / 6 / 2 = 130 MHz
The constraint of F_PLL2 is that P2N =(int)(F_IN / 10)
Address: A7
PLL2_CRNT (PLL2 Current/Resistor Control)
Bit
Mode
Function
7:5
R/W
PLL2VR[2:0] (PLL2 Loop Filter Resister Control)
Default: 6Fh
000: 15K
001: 16K
010: 17K
011: 18K
100: 19K
101: 20K
110: 21K
111: 22K
4:0
R/W
PLL2SI[4:0] (PLL2 Charger Pump Current Ich)

Icp = 2.5uA+2.5uA*bit[0]+5uA*bit[1]+10uA*bit[2]+20uA*bit[3]+30uA*bit[4]
108
Realtek
RTD2523B Series
l Keep Icp/DPM constant

PLL2_WD (PLL2 Watch Dog Register)
Address: A8
Bit
Mode
7
Default: 09h
Function
PLL2STATUS (PLL2 WD Status)

0: Normal (Default)
1: Abnormal
R/W
PLL2WDRST (PLL2 WD Reset)

0: Normal (Default)
1: Reset
R/W
PLL2WDSET (PLL2 WD Set)

0: Normal (Default)
1: Set
4:3
R/W
PLL2WDVSET[1:0] (PLL2 WD Voltage Set)

00: 2.46V
01: 1.92V(Default)
10: 1.36V
11: 1.00V
2:1
R/W
ADCKMODE[1:0] (ADC Input Clock Select Mode)

00 : Single Clock Mode (Default)
01 : Single Inverse-Clock Mode
www.DataSheet.net/
10 : External Clock Mode

11 : Dual Clock Mode (1x and 2x Clock)
0
R/W
PLL2PWDN (PLL2 Power Down)

0: Normal Run
PLLDIV_H
Address: A9
Bit
Mode
---
R/W
Default: 05h
Function
Reserved to 0
Phase_Select_Method
0: Manual (Default)
1: Look-Up-Table
R/W
PLL2PH0PATH
0: Short Path (Default)
1: Long Path (Compensate PLL_ADC path delay)
R/W
PLL2D2
0:ADC CLK=1/2 VCO CLK (Default)
1:ADC CLK=1/4 VCO CLK
109
Realtek
3:0
R/W
RTD2523B Series
PLL Divider Ratio Control. High-Byte [11:8]. (Default: 5h)
PLLDIV_L
Address: AA
Bit
Mode
Function
R/W PLL Divider Ratio Control. Low-Byte [7:0].
7:0
Default: 3Fh
PLLDIV should be double buffered when PLLDIV_LO changes and IDEN_STOP occurs.
l
This register determines the horizontal total pixels. PLL derives the sampling clock and data output clock
(DCLK) from input HSYNC. The real operation Divider Ratio = PLLDIV+1
The default value of PLLDIV is 053Fh(=1343, VESA timing standard, 1024x768 60Hz, Horizontal time).
CRA9 & AA will be written in when CR AA is written.
l
l
Address: AB
PLLPHASE_CTRL0 (Select Phase to A/D)
Default: 30h
Bit
Mode
R/W
PLL2D2X control (Default=0)
R/W
PLL2D2Y control (Default=0)
R/W
PLL2X (PLL2 X Phase control) (Default=1)
R/W
PLL2Y (PLL2 X Phase control) (Default=1)
3:0
R/W
PLL2SCK[4:1] (PLL2 32 Phase Pre-Select Control) (Default=0h)
Address: AC
Function
PLLPHASE_CTRL1 (Select Phase to A/D)
Default: 00h
Function
Bit
Mode
R/W
PLL2SCK[0] (PLL2 32 Phase Pre-Select Control) (Default=0)
R/W
MSB of 128 phase (Only for ADC CLK=1/4 VCO CLK) (Default=0)
5:0
R/W
Phase Select the index of Look-Up-Table[5:0] (Default=0)
www.DataSheet.net/
When Phase_Select_Method=1, Phase is selected by CR[AC]-Bit[6:0].
When Phase_Select_Method=0, PLL2D2X, PLL2D2Y, PLL2X, PLL2Y, PLL2SCLK[4:0] Should be

double buffered when PLL2SCK[0] is updated
Address: AD
PLL2_PHASE_INTERPOLATION
Default: 50h
Bit
Mode
Function
7:6
R/W
PLL2 Phase Interpolation Control Load (Default: 01)
5:3
R/W
PLL2 Phase Interpolation Control Source (Default: 010)
2:1
R/W
PLL2 Add Phase Delay

00: Original phase selected by X,Y and 16-phase pre-select
01-11: Add 1-3 delay to Original phase selected by X,Y and 32-phase pre-select
R/W
DPLL Clock to SSCG

0: DPLLVCO/4 (Defalult)
1: ( DPLLVCO+Phase_Swallow )/4
110
Realtek
RTD2523B Series
Phase
[XY^^^^^]
Phase
[XY ^^^^^]
Phase
[XY ^^^^^]
Phase
[XY ^^^^^]
[11 00000]
16
[01 10000 ]
32
[10 00000]
48
[00 10000]
[11 00001]
17
[01 10001 ]
33
[10 00001]
49
[00 10001]
[11 00010]
18
[01 10010 ]
34
[10 00010]
50
[00 10010]
[11 00011]
19
[01 10011]
35
[10 00011]
51
[00 10011]
[11 00100]
20
[01 10100]
36
[10 00100]
52
[00 10100]
[11 00101]
21
[00 10101]
37
[10 00101]
53
[00 10101]
[11 00110]
22
[00 10110]
38
[10 00110]
54
[00 10110]
[11 00111]
23
[01 10111]
39
[10 00111]
55
[00 10111]
[11 01000]
24
[01 11000]
40
[10 01000]
56
[00 11000]
[11 01001]
25
[01 11001]
41
[10 01001]
57
[00 11001]
10
[01 01010]
26
[10 11010]
42
[10 01010]
58
[11 11010]
11
[01 01011]
27
[10 11011]
43
[10 01011]
59
[11 11011]
12
[01 01100]
28
[10 11100]
44
[00 01100]
60
[11 11100]
13
[01 01101]
29
[10 11101]
45
[00 01101]
61
[11 11101]
14
[01 01110]
30
[10 11110]
46
[00 01110]
62
[11 11110]
15
[01 01111]
31
[10 11111]
47
[00 01111]
63
[11 11111]
DISPLAY PLL
DPLL_M (DPLL M Divider Register)
Address: AE
Bit
Mode
7:0
R/W
R/W
Function
DPLLM[7:0] (DPLL DPM value 2)
DPLL_N (DPLL N Divider Register)

Address: AF
Bit
Mode
7
Default: 2Ch
www.DataSheet.net/
Default: 83h
Function
DPLLPWDN (DPLL Power Down)

0: Normal Run
R/W
DPLLFREEZE (DPLL Output Freeze)

0: Normal (Default)
1: Freeze
5:4
R/W
DPLLO[1:0] (DPLL Output Divider)

00: Div1 (Default)
01: Div2
10: Div4
11: Div8
3:0
l
l
R/W
DPLLN[7:0] (DPLL DPN value 2) (Default: 3h)
Assume DPLL_M=7Dh, DPM=7Dh+2=127; DPLL_N=0Ah, DPN=0Ah+2=12; Divider=1/4, F_IN = 24.576MHz.

F_DPLL = F_IN*DPM / (DPN *Divider) = 24.576*127 / (12*4) = 65.024MHz.
If LPF_Mode = 1, suppose DPM=110, DPN = 12, Icp = [000100] = 6.25uA, DPLL=225MHz, then DPM / Icp
111
Realtek
l
RTD2523B Series
=17.6. Please keep the ratio as constant.

If LPF_Mode = 0, suppose DPM=46, DPN = 5, Icp = [101010] =27.5uA, DPLL=226MHz, then DPM / Icp = 1.67.
Please keep the ratio as constant.
Address: B0
DPLL_CRNT (DPLL Current/Resistor Register)
Bit
Mode
Function
7:6
R/W
DPLLVR[1:0] (DPLL Loop Filter Resister Control)
Default: 6Ah
00: 16K (LPF Mode = 0), 46K (LPF Mode = 1)

01: 18K (LPF Mode = 0), 53K (LPF Mode = 1) (Default)
5:0
R/W
DPLLSI[5:0] (DPLL Charger Pump Current IchDpll) (Default: 101010b)

I=(2.5uA+ D[0] *2.5uA + D[1] *5uA + D[2] *10uA + D[3] *20uA + D[4] *30uA)
Icp= I*(1+D[5])/2
Keep Icp/DPM constant
Address: B1
Bit
7
DPLL_WD (Watch Dog Register)
Default: 0Fh
Mode
R
DPLLSTATUS (DPLL WD Status)
Function
0: Normal
1: Abnormal
6
R/W
DPLLWDRST (DPLL WD Reset)

0: Normal (Default)
www.DataSheet.net/
1: Reset
5
R/W
DPLLWDSET (DPLL WD Set)

0: Normal (Default)
1: Set
4:3
R/W
DPLLWDVSET[1:0] (DPLL WD Voltage Set)

00: 0.80V
01: 1.34V (Default)
10: 1.88V
11: 2.42V
R/W
DPLLUPDN (DPLL Frequency Tuning Up/Down)

0: Freq Up
1: Freq Down (Default)
R/W
DPLLSTOP (DPLL Frequency Tuning Enable)

0: Disable
1: Enable (Default)
Turn on before CRBB[0].
R/W
DPLLLPFMODE (DPLL LPF Mode)
112
Realtek
RTD2523B Series
0: LPFMode=0DPN<=5
Icp= 27.5uA /DPM=46/DPN=5
1: LPFMode=116>=DPN>=5
Icp= 6.25uA/DPM=110/DPN=12 (Default)
MULTIPLY PLL FOR INPUT CYRSTAL

MULTI_PLL_CTRL0
Address: B2
Bit
Mode
7:4
R/W
Default: E2h
Function
M2PLL M Code[3:0]-2 (DPM)

Default=16 => 1110
R/W
M2PLL Power Down

0: Normal Run (Default)
1: Power Down
R/W
M2PLL Output Freeze

0: Normal (Default)
1: Freeze
i.e.: when output is frozen, the internal PLL is still operating
R/W
M2PLL N Code
0: N=1
1: N=2 (Default)
M2PLL WD Status
0: Normal
www.DataSheet.net/
1: Abnormal
Address: B3
Bit
Mode
7:6
R/W
MULTI_PLL_CTRL1
Default: 94h
Function
M2PLL Loop Filter Resistor Control

00: 15K
01: 18K
10: 21K(Default)
11: 24K
5:4
R/W
M2PLL Loop Filter Charge Current Control(Default:01)

Icp = 5uA+5uA*D[4]+10uA*D[5]
i.e.: Keep Icp/DPM constant
3:2
R/W
M2PLL WD Voltage
00: 0.80V
01: 1.0V (Default)
10: 1.2V
11: 1.4V
R/W
M2PLL_WDRST
0: Normal (Default)
113
Realtek
RTD2523B Series
1: Reset ( M2PLL Function as a Normal PLL, regardless WD)

0
R/W
M2PLL_WDSET
0: Normal (Default)
1: Set (Free Run by WD asserts VCO Voltage)
PLL TEST
PLL_TEST (PIN3)
Address: B4
Bit
7:6
5
Default: 19h
Mode
Function
-Reserved to 0
R/W PLL_TP1_FAST (PLL_TestPin1 TTL Output Driving)
0: Slow (Default)
1: Fast
4:3
R/W
PLL_TP1_MODE[1:0] (PLL_TestPin1 I/O Mode Select)

00: Analog In/Out
01: Open drain Output
10: Digital TTL Output
11: Digital TTL Input (3V) Power on latch to determine MCU direction (Default)
2:0
R/W
PLL_TP1_MUX[2:0] (PLL_TestPin1 Output Signal Select)

000: DPLL Clock
001: PLL1 Status
www.DataSheet.net/
010: FAV clock(From PLL1)

011: PLL2 Status
100: HSOUT
101: ADC clock (from PLL2)
110: EMPTY FLAG(DDC/CI BUFFER)
111: Normal Operation Usage (Refer to CR8D)
PLL_TEST (PIN4)
Bit
Mode
--
R/W
Default: 19h
Function
Reserved to 0
Select the external clock source instead of DPLL clock for MP test (Digital TTL input)
0: Disable
1: Enable
R/W
PLL_TP2_FAST (PLL_TestPin1 TTL Output Driving)

0: Slow
1: Fast
4:3
R/W
PLL_TP2_MODE[1:0] (PLL_Test Pin2 I/O Mode Select)

00: Analog In/Out
01: Open drain Output
114
Realtek
RTD2523B Series
10: Digital TTL Output

11: Digital TTL Input (3V) Power on latch to determine Xtal out frequency (Default)
2:0
R/W
PLL_TP2_MUX[2:0] (PLL_TestPin2 Output Signal Select)

000: PLL1 Clock
001: DPLL Status
010: PLL2 Phase0 clock
011: M2PLL clock
100: HSFB
101: Normal Operation Usage (Refer to CR8D)
110: FULL FLAG(DDC/CI BUFFER)
111: RSV
When CR[B5]-Bit[7] = 0, CR[B4] controls PLL_TEST1(pin3).

When CR[B5]-Bit[7] = 1, CR[B4] controls PLL_TEST2(pin4).
DCLK Spread Spectrum

Address: B5
Bit
Mode
R/W
DCLK_FINE_TUNE_OFFSET_MSB
Default: 00h
Function
Setting for PLL1_TP1 or PLL2_TP2

0: PLL_TP1 (Default)
www.DataSheet.net/
1: PLL_TP2
6
R/W
DPLL Reference Frequency Select

0: Original Crystal Clock (Default)
1: Clock After M2PLL
R/W
Only Even / Odd Field Mode Enable

1: Enable
R/W
Even / Odd Field Select

0: Even (Default)
1: Odd
3:0
R/W
Address: B6
Bit
Mode
7:0
R/W
Address: B7
Bit
Mode
7:4
R/W
DCLK Offset [11:8] in Fixed Last Line DVTOTAL & DHTOTAL

DCLK_FINE_TUNE_OFFSET_LSB
Default: 00h
Function
DCLK Offset [7:0] in Fixed Last Line DVTOTAL & DHTOTAL

SPREAD_SPECTRUM
Default: 00h
Function
DCLK Spreading range (0.0~7.5%)

The bigger setting, the spreading range will bigger, but not uniform
115
Realtek
3
R/W
RTD2523B Series
Spread Spectrum FMDIV (SSP_FMDIV)//(0)

0: 33K
1: 66K
R/W
Spread Spectrum Setting Ready for Writing (Auto Clear)

0: Not ready
1: Ready to write
1:0
R/W
Frequency Synthesis Select (F & F-N*dF)

00~11: N=1~4
The following control register will be written after CRB7[2] is applied, be ready the following bits before
applying CRB7[2]
1. DCLK spreading range (CRB7[7:4])
2. Spread spectrum FMDIV (CRB7[3])
3. DCLK offset setting (CRB5[3:0] & CRB6)
4. Frequency synthesis select (CRB7[1:0])
Address: B8
FIXED_LAST_LINE_MSB
Bit
Mode
6:4
R/W
Fixed Last Line Length [11:8]
3:0
R/W
Fixed DVTOTAL [11:8]
Address: B9
Bit
Mode
7:0
R/W
Address: BA
Bit
7:0
l
Function
FIXED_LAST_LINE_DVTOTAL _LSB
Function
Fixed DVTOTAL [7:0]
www.DataSheet.net/
FIXED_LAST_LINE_ LENGTH_LSB
Mode
R/W Fixed Last Line Length [7:0]
Function
Fixed last line value cant be zero, and cant smaller than DH_Sync width.
Address: BB
Bit
7:4
3
FIXED_LAST_LINE_CTRL
Mode
-Reserved to 0
R/W
Default: 00h
Function
Enable New Design Function in Fixed Last Line Mode

1: Enable
R/W
DDS Spread Spectrum Test Enable

1: Enable
R/W
Enable the Fixed DVTOTAL & Last Line DHTOTAL Function

1: Enable
R/W
Enable DDS Spread Spectrum Output Function

116
Realtek
RTD2523B Series
1: Enable
Procedure:
l
First, we have set M/N code and then we need to tune DCLK OFFSET to achieve frame-sync, every step of
15
offset frequency is DCLK/ 2 .

l
When we finished the frame-sync, we turn on CR BB[1] to let the system running in to free-run mode, at this
time, the CRB8,CRB9,CRBA are the reference DV and DH total and Fixed last Line Length.
But the free-run mode DVS should be close to frame-sync mode DVS to achieve pseudo-frame-sync( actually, it
is free run mode now)
Then we use CRB7 [1:0] (F-N*dF) to keep DVS and DVS very closely to achieve pseudo-frame-sync.
Notice:
l
In RTD2523B, when all the setting above is ready, then we open spread spectrum function, the DCLK OFFSET
will shift, please keep the DCLK OFFSET keeps steady when we open spread spectrum function.
In Real free-run mode, the DV_TOTAL refers to CR32/CR33, and in Fixed-Last-Line mode, the free-run timing
DV_TOTAL refers to CRB8/CRB9, at this time CR35/36 serve for Vsync-timeout watch dog reference.
www.DataSheet.net/
117
Realtek
RTD2523B Series
Embedded TMDS (Optional )
www.DataSheet.net/
Address: BC
Bit
Mode
--
6:4
R/W
TMDS_MEASURE_SELECT
Default: 00h
Function
Reserved to 0
Measure times(exponential of 2)
000: 1
001: 2
010: 4
011: 8
100: 16
101: Not available
110: Not available
111: Not available
3:0
R/W
Numbers of Clock Period, measurement duration (where clock frequency is 12Khz)

0000: 16
0001: 1
0010: 2
0011: 3
118
Realtek
RTD2523B Series
.
1111: 15
This function will do bit [6:4] times, each time lasts for bit [3:0]/12 ms.
Address: BD
Bit
Mode
R/W
TMDS_MEAS_RESULT0
Default: 0000011xb
Function
Transition measurement
0:Stop measure, Cleared after finish (Default)
1:Start measure
6:5
R/W
Measure Result Select

00: AVE Value (Default)
01: Max Value
10: Min Value
4:3
R/W
Measure Select
00: Measure Hsync transition times before error correction.
01: Measure Hsync transition times after error correction.
10: Measure Data Enable transition times before error correction.
11: Measure Data Enable transition times after error correction.
R/W
Clock DC Offset
0: Disable
www.DataSheet.net/
1: Enable DC Offset Compensation

1
R/W
R/G/B DC Offset
0: Disable
1: Enable DC Offset Compensation
--
Address: BE
Reserved
TMDS_MEAS_RESULT1
Function
Bit
Mode
---
Reserved
6:0
Value of measure result[6:0] (Item refer to CRBD[6:5])
Address: BF
Bit
7
TMDS_CTRL
Mode
Function
R
B channel detect (DE low 128 clock)(write clear)
0: no
1: yes
G channel detect (DE low 128 clock)(write clear)

0: no
1: yes
119
Realtek
5
RTD2523B Series
R channel detect (DE low 128 clock)(write clear)

0: no
1: yes
Hsync occur(write clear)

0: no
1: yes
Vsync occur(write clear)

0: no
1: yes
Authst (Means bksv of RTD pass Tx authorization, Tx is ready to do HDCP transaction)
Authkm (Means RTD finish computing KM, ri)
Authdone (Means TX admitted ri value, start to do HDCP transmission)
HS_DEC
VS_DEC
HS'
ERROR
CORRECTION
VS'
HS_Gen
VS_Gen
M
U
X
H/V occur flag
www.DataSheet.net/
DE_Only
Address: C0
Bit
Mode
7:0
R/W
CRC_OUTPUT_BYTE_2
Function
st
1 read=> Output CRC-24 bit 23~16

2nd read=> Output CRC-24 bit 15~8
3rd read=> Out put CRC-24 bit 7~0
The read pointer should be reset when 1. CRC Output Byte is written 2. CRC Check starts.
The read back CRC value address should be auto-increase, the sequence is shown above
Address: C1
Bit
7
TMDS_OUTPUT_CTRL
Mode
R/W Auto Output Enable
Default: 04h
Function
1: Enable
120
Realtek
6
R/W
RTD2523B Series
TMDS R Channel Output Enable ( can be manually controlled when CRC1[7]=0 )

1: Enable
5:
R/W
TMDS G Channel Output Enable ( can be manually controlled when CRC1[7]=0 )

1: Enable
R/W
TMDS B Channel Output Enable ( can be manually controlled when CRC1[7]=0 )

1: Enable
R/W
OCLK Enable
0: Disable
1: Enable (Default)
R/W
OCLK Invert enable

0: Normal (Default)
1: Enable
R/W
OCLK divide 2
1: Enable
R/W
CLK25XINV
www.DataSheet.net/
0: No Invert (Default)
1: Invert
Address: C2
Bit
7
POWER_ON_OFF_CTRL
Default: 20h
Mode
Function
R/W DE-only: Generate VS/HS from DE signal
1: Enable
R/W
B/R channel swap

0: No swap (Default)
1: Swap
R/W
Input Channel control by auto function

0: Manual
1: Auto (Default)
R/W
Enable Clock channel: turn on clock channel PLL

(can be manually controlled when CRC2[5]=0 )
1: Enable
R/W
Enable Red input port (For manual use, cut off 50ohm internal resistor)
121
Realtek
RTD2523B Series

1: Enable
2
R/W
Enable Green input port (For manual use, cut off 50ohm internal resistor)
1: Enable
R/W
Enable Blue input port (For manual use, cut off 50ohm internal resistor)
1: Enable
R/W
CRC check
0: Stop
1: Start CRC check during the next full frame and clear after finish (CRC value in CRC1)
Address: C3
Bit
7:4
ANALOG_COMMON_CTRL0
Default: 83h
Mode
R
RESL<3:0> Z0 value
Function
0000: max.
1111: min.
www.DataSheet.net/
Read back Z0 value when calibration is finished.

3:0
R/W
SPADL<3:0>: Selection TSTPAD mode for analog test

0000: 40u
0001: select TMDS test signal (Please reference CRC5)
0010: D2PL(For PWM0/TCON2) (pin 5)
x011: P2DL (Pad to Digital, Digital input 3.3V) (Default) power on latch
x1xx: HZ
1000: A2P33V
1001: D2P33V in open drain mode
1010: D2P33V in TTL mode
Address: C4
Bit
Mode
7:6
R/W
ANALOG_COMMON_CTRL1
Default: 00h
Function
TMDS_TEST Normal Output Selection

00: PWM0
01: TCON2
10: IRQ#
11: Rsv
R/W
ENTSTL: enable internal test signal list below
122
Realtek
RTD2523B Series
0: off
1: on
4:0
R/W
00x00
CLKPLLPOWL
10010
Fin in green port
00x01
LPRST in clk port
10011
Fbak in green port
00x10
Fin in clk port
10100
Ck2.5x sampling clk in green port
00x11
Fbak in clk port
10101
Ck2.5x in green port
01000
BLUPOWL
10110
01001
LPRST in blue port
10111
01010
Fin in blue port
11000
REDPOWL
01011
Fbak in blue port
11001
LPRST in red port
01100
Ck2.5x sampling clk in blue
11010
Fin in red port
01101
Ck2.5x in blue port
11011
Fbak in red port
01110
Ck1.0x in blue port
11100
Ck2.5x sampling clk in red port
01111
Ck0.5x in blue port
11101
Ck2.5x in red port
10000
GRNPOWL
11110
Ck1.0x in red port
10001
LPRST in green port
11111
Ck0.5x in red port
ANALOG_BIAS_CTRL
Address: C5
Bit
7
SPADTSTL<4:0>: select test signal (SPADL<3:0>=0001b)
Mode
-Reserved to 0
Default: 0x31
www.DataSheet.net/
Function
6:3
R/W
SBIASL<3:0> (Default: 0110b)
2:0
R/W
SBIASGENL<2:0>: bias generator (Default: 001b)

ANALOG_COMMON_CTRL2
Address: C6
Bit
7
Mode
R/W SIBINL: select bias source
Default: 0x20
Function
0: auto generate (Default)

1: bias source is set to IB2IN.
6:5
R/W
PAGINL<1:0>: preamp gain selection of R/G/B port (Default=01)

00: max.
11: min.
R/W
Analog Equalizer Enable(ENEQL)

1: Enable
TMDS internal CTL3 signal status
123
Realtek
1
Address: C7
Bit
7
RTD2523B Series
Z0_CALIBRATION_CTRL2
Default: A3h
Mode
R/W STUNEL: select calibration
Function
0: Z0 is set by ADJRL<3:0> (Manual)

1: Z0 is auto calibrated (Default)
6
R/W
Z0POWL: (control of clock channel internal 50ohm resistor)

50 ohm impedance match calibration starts after power is stable, then status changes from 01
0: off
1: on
5:2
R/W
ADJRL<3:0>: select Z0 impedance value (default 1000)
1:0
R/W
SREXTL<1:0>: select REXT value (select corresponding REXT value on the PCB to SREXTL)
00:4k
01:2k
10:4k/3
11:1k
CLOCK_PLL_SETTING
Address: C8
Bit
Mode
7
--Reserved to 0
6:5
R/W
Default: 32h
Function
www.DataSheet.net/
SCKLVCSETL<1:0>: when reset CLK PLL, the reset value of VC node

00: 2.17V
01: 1.98V (Default)
10: 1.79V
11: 1.60V
4:2
R/W
SCKIL<2:0>: PLL charge-pump current (Default= 3b100)

10u + <4>*20u + <3>*10u + <2>*10u
1:0
R/W
SCKRL<1:0>: PLL LPF resistor

8k + <1>*4k + <0>*2k
Address: C9
Bit
7
6:5
RGB_PLL_SETTING
Default: 28h
Mode
Function
--Reserved to 0
R/W SSAVCSETL<1:0>: when reset R/G/B PLL, the reset value of VC node
00: 2.17
01: 1.98 (Default)
10: 1.79
11: 1.60
124
Realtek
4:2
R/W
RTD2523B Series
SSAIL<2:0>: PLL charge-pump current (Default:3b010)

10u+<4>*20u+<3>*10u+<2>*10u
1:0
R/W
SSARL<1:0>: PLL LPF resistor (Default: 2b00)

8k+<1>*4k+<0>*2k
Address: CA
Bit
Mode
---
R/W
WATCH_DOG_CTRL
Default: 40h
Function
Reserved to 0
FIFO R/W Auto Calibration
0: Manual
1: Auto (Default)
R/W
R Channel Manual Mode

1: Invert
R/W
G Channel Manual Mode

1: Invert
3:2
R/W
CKWDCONL<1:0>: PLL watch dog mode, when CKL<0.7Mhz, reset PLL (Clock)
00: Enable (Default)
01: Keep PLL VCO=SCKVCSETL<1:0> (break PLL loop)
www.DataSheet.net/
1x: Disable watch dog

1:0
R/W
SAWDCONL<1:0>: PLL watch dog mode, when CKL<0.7Mhz, reset PLL (Sampling Data)
00: Enable (Default)
01: Keep PLL VCO=SSAVCSETL<1:0> (break PLL loop)
1x: Disable watch dog
Address: CB
Bit
Mode
7:6
R/W
CDR_CTRL0
Default: 0x02
Function
UDCNT_SEL<1:0>
Indicate which channel to be R/W in CRCB[5], CRCE
(Only when manual mode (CRCE[7]=0))
1x:Red
01:Green
00:Blue
R/W
OV_FLAG_CLN: To clean OV_FLAG
3:2
R/W
ADJ_GAIN<1:0> Phase adjust gain.
OV_FLAG: When UDCNT fall in undefined phase number (#80~127)
One UP/DOWN could mean to change the phase by 1~4 minimum step sizes.
125
Realtek
1:0
R/W
RTD2523B Series
LPF<1:0> LPF selection

00: ACCUMULATION type
x1: CONSECUTIVE type,
10: CASCADE type. (Consecutive Accumulation) (Default)
Address: CC
Bit
7:0
Mode
R/W
Address: CD
Bit
7:0
Mode
R/W
CDR_CTRL1
Default: 0Ah
Function
THR_ACC<7:0>: Threshold to assert UP/DOWN in accumulation LPF.( 00010000)

CDR_CTRL2
Default: 0Ah
Function
THR_CONSEC<7:0>: Threshold to assert UP/DOWN in consecutive LPF.( 00010000)
CRCC and CRCD values cant be zero.

Address: CE
Bit
Mode
R/W
6:0
R/W
Address: CF
Bit
Mode
7:0
R/W
UP_DOWN_ADJUSTING0
Default: 80h
Function
UD_AUTO: 1: Auto; 0:Manual

UDCNT_FW<6:0>
Specify which phase number
(#0~79) sent to analog.
UP_DOWN_ADJUSTING1
Default: 14h
Function
WAIT_TIME<7:0>: The minimum period between two phases adjusts.

(phase change responding time)(Default: 00010000)
www.DataSheet.net/
Address: D0
Bit
7:0
UP_DOWN_ADJUSTING2
Mode
Function
R
PHASE_REC<7:0>: Records the number of phase adjusting. Default=0. Each time phase is
adjusted (up/down) n phases, PHASE_REC will be (inc/dec) by n, with n = ADJ_GAIN+1.
Address: D1
Bit
UP_DOWN_CTRL0
Mode
7
R/W
Default: 92h
Function
ADJ_AUTO_R: Phase adjusting automatically by digital or not, for RED channel.

1: automatic (Default)
0: manual by firmware
6:5
R/W
UPDOWN_R<1:0>: Manually adjust of up/down for PLL, in RED channel. This is only useful when
ADJ_AUTO_R is set to 0.
10: UP
01: DOWN
00: hold (Default)
R/W
ADJ_AUTO_G : Phase adjusting automatically by digital or not, for GREEN channel.

126
Realtek
3:2
R/W
RTD2523B Series
UPDOWN_G<1:0>: Manually adjust of up/down for PLL, in GREEN channel. This is only useful
when ADJ_AUTO_R is set to 0.
10: UP
01: DOWN
00: hold (Default)
R/W
ADJ_AUTO_B :Phase adjusting automatically by digital or not, for BLUE channel.

R/W
UP side DOWN
0: Disable
1: Enable
UP_DOWN_CTRL1
Address: D2
Bit
Mode
7:6
R/W UPDOWN_B<1:0>:
Default: 0x10
Function
Manually adjust of up/down for PLL, in BLUE channel. This is only useful when ADJ_AUTO_R is
set to 0.
10: UP
01: DOWN
00: hold
5
R/W
R/W
Reserved to 0
www.DataSheet.net/
NL_AUTO : Frequency range selection by digital part automatically.

1: automatic by digital (Default)
0: manual selected by firmware
3:0
NL<3:0>: Frequency selected by digital part. (When Xtal is 24.576M )

0000: 0Hz
0001: >165MHz or <25MHz
1110: 25-50 MHz
1000: 50-80 MHz
0110: 80-112 MHz
0100: 112-140 MHz
0011: 140-165 MHz
otherwise: invalid
Address: D3
Bit
UP_DOWN_CTRL2
Mode
7
R/W
Default: 30h
Function
CPTEST
0: normal mode, in which clock and data from analog are used.
1: select TSTCKIN/TSTDIN as input 2X5 clock and data respectively, for TESTING.
127
Realtek
6:4
R/W
RTD2523B Series
STABLE_CNT<2:0>: Numbers of consecutive frequency change command after which N_FREQ

can be adjusted.
3:0
R/W
NL_FW<3:0>: Frequency selected by firmware. The valid values are the same as those listed in
previous row. (Read back value in CRD3)
UP_DOWN_CRTL3
Address: D4
Bit
7:6
Mode
R/W
Default: 00h
Function
ERRC_SEL<1:0>
00: original signal
01: debouncing 1 cycle
10: debouncing 1+8 cycle
11: 1+8 cycle debouncing+ DE masking transition of vs/hs+vs+(hs88) to masking DE
5:0
R/W
DEBUG_SEL
HDCP (Only in H series)

HDCP_CTRL
Address: D5
Bit
Mode
R/W
Default: 00h
Function
HDCP Key Access SRAM BIST Action

1: start
0: stop & clear after finish.
www.DataSheet.net/
HDCP Key Access SRAM BIST Status

1: OK, when test start, clear this bit
0: Fail
Indicate VSYNC Polarity

0: Positive
1: Negative
R/W
Invert VSYNC for HDCP

High: Inverted
Low: Not Inverted
R/W
Indicate VSYNC Polarity Mode:

High: manual, decided by CRD5[4]
Low: auto, indicate by CRD5[5]
R/W
MCU Access DDC data first

0: enable DDC channel and MCU access only when DDC is not busy
1: disable DDC channel and MCU access only
R/W
Device Key Access Port download enable

High: enable
Low: disable
128
Realtek
0
R/W
RTD2523B Series
HDCP Enable
High: Auto Enable HDCP function, when Tx I2C write Aksv,
Low: Disable HDCP
Address: D6
DEVICE_KEY_ACCESS_PORT
Bit
Mode
7:0
R/W
Default: 00h
Function
When enable device key accessing 40x56 table, the 56-bit key table will be transferred to 64-bit
pseudo data with 7th, 15th, 23rd, 31st, 39th, 47th, 55th bits inserted.
The inserted data are 0.And the write sequence is:
{D0-Byte0, D0-Byte1, D0-Byte2, D0-Byte3,D0-Byte4, D0-Byte5, D0-Byte6, D0-Byte7},
{D1-Byte0, D1-Byte1, 1-Byte2,D1-Byte3,
D1-Byte4, D1-Byte5, D1-Byte6, D1-Byte7},
Address: D7:
DEVICE_KEY_BIST_PATTERN
Bit
Mode
R/W
Default: 00h
Function
HDCP R/G/B Output Enable

0: Disable(Default)
1: Enable
6:0
R/W
Address: D8
BIST Pattern Input

www.DataSheet.net/
HDCP_ADDR_PORT
Bit
Mode
7:0
R/W
Address: D9
Default: 00h
Function
Address port for embedded HDCP access

HDCP_DATA_PORT
Bit
Mode
7:0
R/W
Function
Data port for embedded HDCP access
HDCP Control Register Map

Hex
Write/ Size in
Register
Address
Read
Bytes
Name
0x00
R/W
BKSV
Function
Video receiver KSV. This value must always be available for reading, and
may be used to determine that the video receiver is HDCP capable. Valid
KSVs contain 20 ones and 20 zeros, a characteristic that must be verified by
video transmitter hardware before encryption is enable.
0x05
0x08
Read as 0x00
Ri
Link verification response. Updated every 128th frame. It is recommended

that graphics systems protect against errors in the I2C transmission by
reading this value when unexpected values are received. This value must be
available at all times between updates. R0 must be available a maximum of
129
Realtek
RTD2523B Series
100ms after AKSV is received. Subsequent Ri values must be available a
maximum of 128 pixel clocks following the assertion of CTL3
0x0A
0x10
Read as 0x00
AKSV
Video transmitter KSV. Writes to this multi-byte value are written least
significant byte first. The final write to 0x14 triggers the authentication
sequence in the display device.
0x15
0x18
Read as 0x00
An
Session random number. This multi-byte value must be written by the

graphics system before the KSV is written.
0x20
20
Read as 0x00
0x34
12
Read as 0x00
0x40
Bcaps
Bit 6: REPEATER. Video repeater capability. This device is not a repeater.

Read as ZERO.
Bit 5: READY, KSV FIFO ready. This device does not support repeater
capability. Read as ZERO.
Bit 4: FAST. This device supports 400Khz transfers. Read as ONE.
0x41
Bstatus
0x43
KSV/FIFO
0x44
124
This device does not support repeater capability. All byte read as 0x00.
Read as 0x00
Read as 0x00
www.DataSheet.net/
I2C Control Register Map (DVI DDC side): Address mapping 0x74, 0x75
Hex
Write/ Size in
Register
Address
Read
Bytes
Name
0x00
BKSV
Function
Video receiver KSV. This value must always be available for reading, and
may be used to determine that the video receiver is HDCP capable. Valid
KSVs contain 20 ones and 20 zeros, a characteristic that must be verified by
video transmitter hardware before encryption is enable.
0x05
Reserved
0x08
Ri
All bytes read as 0x00

Link verification response. Updated every 128th frame. It is recommended
that graphics systems protect against errors in the I2C transmission by
reading this value when unexpected values are received. This value must be
available at all times between updates. R0 must be available a maximum of
100ms after AKSV is received. Subsequent Ri values must be available a
maximum of 128 pixel clocks following the assertion of CTL3
0x0A
Reserved
0x10
R/W
AKSV

Video transmitter KSV. Writes to this multi-byte value are written least
130
Realtek
RTD2523B Series
significant byte first. The final write to 0x14 triggers the authentication
sequence in the display device.
0x15
Reserved
0x18
R/W
An

Session random number. This multi-byte value must be written by the
graphics system before the KSV is written.
0x20
0x34
0x40
R
R
R
20
12
1
Reserved
Reserved
Bcaps
0x41
0x43
R
R
2
1
0x44
124
Bstatus
KSV
FIFO
Reserved
Only necessary for transmitters.

Bit 6: REPEATER. Video repeater capability. This device is not a repeater.
Read as ZERO.
Bit 5: READY, KSV FIFO ready. This device does not support repeater
capability. Read as ZERO.
Bit 4: FAST. This device supports 400Khz transfers. Read as ONE.
This device does not support repeater capability. All byte read as 0x00.
Key selection vector FIFO. This device is not a repeater. All byte read as
0x00
www.DataSheet.net/
131
Realtek
RTD2523B Series
Watch Dog
Address: DA
Bit
Mode
7:6
--
R/W
WATCH_DOG_CTRL
Default: 00h
Function
Reserved to 0
Auto switch when Display Vsync timeout
1: Enable
R/W
Auto switch when ADC-PLL non-lock

1: Enable
R/W
Auto switch when overflow or underflow

1: Enable
R/W
Auto switch event happen action (for timing)

1: Free Run
R/W
Auto switch event happen action (for data)

www.DataSheet.net/
1: Background
Turn off overlay enable and switch to background simultaneously.
0
Display Vsync timeout flag (status with CRDA [5])

0: Vsync is present
1: Vsync Timeout
The line number of Display HS is equal to Display Vertical Total; this bit is set to 1.
132
Realtek
RTD2523B Series
Macro Vision
Address: DB
Bit
Mode
7:4
R/W
MACRO_VISION_CTRL
Default: 60h
Function
Skip Line[3:0]
Skip Lines after Vsync detected
R/W
Test-Mode for Clamp, HS_RAW is directly from PAD

0: Clamp source from normal HS
1: Clamp source from HS_RAW
R/W
Odd Detection Mode

0: Line Count (Default)
1: VS Position
MacroVision Detected (On-line monitor)

When detected macrovision occurred, this bit set to 1, else clear to 0.
R/W
Macro Vision Enable

1: Enable
www.DataSheet.net/
133
Realtek
RTD2523B Series
Embedded ADC
ADC_ RGB_CTRL
Address: DC
Function
Bit
Mode
7:6
R/W
PGA (00: Ash=0.9 01: Ash=1.0 10: Ash=1.1 11: Ash=1.2) (Default: 01)
5:4
R/W
PGA (00: Aref=0.9 01: Aref=1.0 10: Aref=1.1 11: Aref=1.2)(Default: 01)
3
R/W
ADC source select (Need to select corresponding ADC_OUT_SOG 0 or 1)
0 : Input0 (Default)
1 : Input1
2
R/W
ADC input mode selection
0 : Single Ended
1 : Differential (Default)
1:0
R/W
Bandwidth Adjustment
00 : 75M
01 : 150M
10 : 300M (Default)
11 : 500M
ADC_ RED_CTRL
Address: DD
Bit
Mode
Function
7
R/W RED channel clamp mode selection
0: Low clamp (Default)
1: Middle clamp
6:4
R/W Red channel Clamp Voltage
0~700mV, Step=100mV (Default: 100)
3
R/W RED channel Offset Depends on Gain
0: RGB Dependent, YPbPr Independent (Default)
1: RGB Independent, YPbPr Independent
2:0
R/W Red Channel ADC Fine Tune Delay
(Step=90ps) (Default: 000)
ADC_GRN_CTRL
Address: DE
Bit
Mode
Function
7
R/W GREEN channel clamp mode selection
0: Low clamp (Default)
1: Middle clamp
6:4
R/W GREEN channel Clamp Voltage
0~700mV, Step=100mV(Default:100)
3
R/W GREEN channel Offset Depends on Gain
0: RGB Dependent, YPbPr Independent(Default)
2:0
R/W Green Channel ADC Fine Tune Delay
(Step=90ps) (Default:000)
ADC_BLU_CTRL
Address: DF
Bit
Mode
Function
7
R/W BLUE channel clamp mode selection
0: Low clamp(Default)
1: Middle clamp
6:4
R/W BLUE channel Clamp Voltage
0~700mV, Step=100mV (Default:100)
3
R/W BLUE channel Offset Depends on Gain
0: RGB Dependent, YPbPr Independent(Default)
2:0
R/W Blue Channel ADC Fine Tune Delay
(Step=90ps) (Default: 000)
RED_GAIN
Address: E0
Default: (56h)
Default: (40h)
www.DataSheet.net/
Default: (40h)
Default: (40h)
Default: (80h)
134
Realtek
Bit
Mode
7:0
R/W
Address: E1
Bit
Mode
7:0
R/W
Address: E2
Bit
Mode
7:0
R/W
Address: E3
Bit
Mode
7:0
R/W
Address: E4
Bit
Mode
7:0
R/W
Address: E5
Bit
Mode
7:0
R/W
Address: E6
Bit
Mode
7:6
-5:0
R/W
RTD2523B Series
Function
Red Channel Gain Adjust

GRN_GAIN
Default: (80h)
Function
Green Channel Gain Adjust

BLU_GAIN
Default: (80h)
Function
BLUE Channel Gain Adjust

RED_OFFSET
Default: (80h)
Function
Red Channel Offset Adjust

GRN_OFFSET
Default: (80h)
Function
Green Channel Offset Adjust

BLU_OFFSET
Default: (80h)
Function
BLUE Channel Offset Adjust

SOG_CTRL
Default: (20h)
Function
Reserved to 0
SOG Reference Control
0~630mV, Step=10mV (Default: 100000)
Reserved
Default:
Address: E7
l The lowest voltage of SOG_IN is clamped to about 200mV.
l SOG reference control set the threshold voltage to extract the sync signal from G. The threshold voltage maps the
value 0~63 to 0~630 mV.
(Minimum Voltage at 200mV)
www.DataSheet.net/
Level_Shift
SOG_IN
SOG_Shift
SOG_Compare
Capacitor
0V
(Compare 0~630mV, step 10mV)
500mV
Compare Voltage(0~630mV)
-300mV
ADC_POWER_CTRL
Address: E8
Bit
Mode
7:6
--Reserved to 0
5
R/W SOG Power On
0 : Power Down(Default)
1 : Power On
4
R/W Set to 0
3
R/W Band-gap Power On
0 : Power Down
1 : Power On (Default)
2
R/W Red Channel ADC Power On
0 : Power Down (Default)
1 : Power On
200mV
0V
Default: (08h)
Function
135
Realtek
1
RTD2523B Series
R/W
Green Channel ADC Power On

1 : Power On
0
R/W Blue Channel ADC Power On
1 : Power On
l Note that Band-gap power can only turn off just in the power down mode, or the chip may run abnormally.
l When in power saving mode, only R/G/B channel will be power down, it doesnt include the SOG & band-gap.
Address: E9
ADC_CLOCK
Default: (01h)
Bit
Mode
Function
7
R/W Input Clock Polarity
0: Negative (Default)
1: Positive
6
R/W Output Clock Polarity
0: Normal (Default)
1: Inverted
5:4
R/W ADC_Out Pixel Extra Delay
00: 1.05ns (Default)
01: 1.39ns
10: 1.69ns
11: 1.97ns
3
R/W 1x or 2x from APLL (For better clock duty cycle)
0: 1X (Default)
1: 2X
2
R/W Single Ended or Differential clock from APLL
0: Differential (Default)
1: Single Ended
1:0
R/W Duty Stablizer (Default: 01)
ADC_TEST
Default: (04h)
Address: EA
Function
Bit
Mode
7
-Reserved to 0
www.DataSheet.net/
6:4
R/W
Test Output Selection(PAD : SOGIN

000:X/X(Hi-Z) Normal SOG Mode (Default)
001:GND/GND
010:VRBIR/VREFN
011:VCMI/VCMO
100:VRTIR/VREFP
101:VMID/GND
110:VOFFSET/GND
111:VDD/VDD
3:2
R/W
SOG Resistor
00: Poly R=100K, external C=47nF
01: Poly R=500K, external C=10nf
(Default)
The others: NA
1:0
R/W
Clock Output Divider

00 : 1/1 (Default)
01 : 1/2
10 : 1/3
136
Realtek
RTD2523B Series
11 : 1/4
ADC_IBIAS2
Address: EB
Bit
Mode
7:6
R/W APLL_IB60U[1:0]
Bias Current of APLL_IB60U
00:48uA
01:60uA (Default)
10:72uA
11:84Ua
5:4
R/W ADC_SF[1:0]
Bias Current of ADC_SF
00:15u
01:20u (Default)
10:25u
11:30u
3
R/W ADC_REF
Bias Current of ADC_REF
0:60u (Default)
1:80u
2:0
R/W ADC_OP[2:0]
Bias Current of ADC_OP
000:5u
001:10u
010:15u
011:20u (Default)
100:25u
101:30u
110:35u
111:40u
ADC_VBIAS0
Address: EC
Bit
Mode
7
R/W Resistor Reference (REFIO)
0:Ref. To Internal R (Default)
1:Ref. To External R=2K
6:4
R/W ADC_VBIAS0[6:4]
Band gap Voltage
000:0.890
001:0.841
010:0.792 (Default)
011:0.742
100:0.693
101:0.644
110:0.594
111:0.545
3:2
R
Temperature sensor 0~120 (70+38*1.2)
00: 30 degree
01: 30-60 degree
10: 60-90 degree
11: 120 degree
1:0
R/W ADC_VBIAS0[1:0]
Band gap Voltage
00:0.775
01:0.792 (Default)
10:0.810
11:0.829
ADC_VBIAS1
Address: ED
Default: (53h)
Function
www.DataSheet.net/
Default: (21h)
Function
Default: (0Dh)
137
Realtek
Bit
7
6
Mode
--R/W
R/W
R/W
R/W
R/W
1:0
R/W
Address: EE
Bit
Mode
R/W
RTD2523B Series
Function
Reserved to 0
R Channel Clamp to -300mV
0: 0mV (Default)
1: -300mV
G Channel Clamp to -300mV
0: 0mV (Default)
1: -300mV
B Channel Clamp to -300mV
0: 0mV (Default)
1: -300mV
Vcmo with Lower VDD Ratio //(1)
0:Lower,1.068
1:Normal, 1.122 (Default)
Vcmo from VBG or from VDD //(1)
0:from VBG (constant)
1:from VDD (Default)
Vcmo Voltage[1:0] //(01)
00:0.90
01:1.00 (Default)
11:1.05
11:1.10
PTNPOS_H
Default: 00h
Function
Enable Test
0: Finish (and result sequence is R-G-B) (Default)
1: Start
6:4
R/W
www.DataSheet.net/
Test Pattern V Position Register [10:8]

Assign the test pattern digitized position in line after V_Start.
--
2:0
R/W
Reserved to 0
Test Pattern H Position Register [10:8]
Assign the test pattern digitized position in pixel after H_Start.
Address: EF
Bit
7:0
Mode
R/W
Address: F0
Bit
7:0
PTNPOS_V_L
Function
Test Pattern V Position Register [7:0]
Assign the test pattern digitized position in line after V_Start..
PTNPOS_H_L
Mode
R/W
Function
Test Pattern H Position Register [7:0]
Assign the test pattern digitized position in line after H_Start..
Use PTNPOS to assign the pixel position after HSYNC leading edge that input signal digitized.
Each time the
PTNPOS is written, the digitized results will be loaded into PTNRD, PTNGD and PTNBD. For test issue, make the
input signal a fixed pattern before PTNPOS is written. Then the same digitized output will be got.
Address: F1
Bit
Mode
PTNRD
Function
138
Realtek
7:0
RTD2523B Series
Test Pattern Digitized Result.
The test pattern digitized result after HSYNC leading edge about PTNPOS pixel.
The 1st time read result is Red, the second read result is Green, and the third read result is Blue
The read pointer should be reset when 1. PTNRD is written 2. Enable Test starts.
The read back Test Pattern Digitized Result value address should be auto-increase, the sequence is shown above
www.DataSheet.net/
139
Realtek
RTD2523B Series
Cyclic-Redundant-Check
OP_CRC_CTRL (Output CRC Control Register)
Address: F2
Bit
Mode
7:1
--
R/W
Default: 00h
Function
Reserved to 0
Output CRC Control:
0: Stop or finish (Auto-stop after checked a completed display frame) (Default)
1: Start
CRC function = X^24 + X^7 + X^2 + X + 1.

Address: F3
Bit
7:0
OP _CRC_CHECKSUM (Output CRC Checksum)

Function
Mode
R/W
st
1 read=> Output CRC-24 bit 23~16

2nd read=> Output CRC-24 bit 15~8
3rd read=> Out put CRC-24 bit 7~0
The read pointer should be reset when 1. OP_CRC_BYTE is written 2. Output CRC Control starts.
The read back CRC value address should be auto-increase, the sequence is shown above
www.DataSheet.net/
140
Realtek
RTD2523B Series
DDC Special Function Access (DDC/CI)

DDC_SET_SLAVE
Address: F4
Bit
Mode
7:1
R/W
--
Default: 6E
Function
DDC Slave Address to decode

Reserved to 0
DDC_SUB_IN
Address: F5
Bit
Mode
7:0
Function
DDC Sub-Address Received
DDC_DATA_IN
Address: F6
Bit
Mode
7:0
R/W
Function
Read: DDC Data Received (16-bytes buffer)
Write: DDC Data Received (16-bytes buffer)
Every Read/Write access, the buffer index is auto-decreased/increased.
DDC_CTRL
Address: F7
Bit
Mode
R/W
Default: 00h
Function
Start BIST function for DDC SRAM

0: finished and clear
www.DataSheet.net/
1: start
6
Test result about DVI DDC SRAM

0: fail
1: ok
Test result about ADC DDC SRAM

0: fail
1: ok
--
R/W
Reserved
Auto reset DDC_DATA Buffer
0: disable
1: enable
In host (pc) write enable, when DDC write (No START after DDC_SUB), reset DDC_DATA
buffer.
R/W
Reset DDC_DATA buffer

0: Finish
1: Reset
R/W
DDC_DATA buffer write enable
141
Realtek
RTD2523B Series
0: host (pc) write enable

1: slave (mcu) write enable
Both PC and MCU can read DDC_DATA buffer, but only one can write DDC_DATA buffer.
0
R/W
Channel Select
0: from ADC DDC
1: from DVI DDC
DDC_STATUS
Address: F8
Bit
Mode
Function
DDC_DATA_BUFFER Full
If DDC_DATA buffer is full, this bit is set to 1. (On-line monitor)
The DDC_DATA buffer Full status will be on-line-monitor the condition, once it
becomes full, it kept high, if it is not-full, then it goes low.
DDC_DATA_BUFFER Empty
If DDC_DATA buffer is empty, this bit is set to 1. (On-line monitor)
The DDC_DATA buffer Empty status will be on-line-monitor the condition, once it
becomes empty, it kept high, if it is not-empty, then it goes low.
--
Reserved to 0
If DDC_STOP signal occurs, this bit is set to 1 . Write clear
If DDC_DATA_OUT loaded to serial-out-byte, this bit is set to 1. Write clear
If DDC_DATA_IN latched, this bit is set to 1 . Write clear
If DDC_SUB latched, this bit is set to 1 Write clear
If DDC_SLAVE latched, this bit is set to 1 Write clear
Address: F9
Bit
Mode
R/W
www.DataSheet.net/
DDC_IRQ_CTRL
Default: 20h
Function
0: Disable the DDC_DATA_BUFFER Full signal as an interrupt source

1: Enable the DDC_DATA_BUFFER Full signal as an interrupt source
R/W
0: Disable the DDC_DATA_BUFFER Empty signal as an interrupt source

1: Enable the DDC_DATA_BUFFER Empty signal as an interrupt source
---
R/W
Reserved
0: Disable the DDC_STOP signal as an interrupt source
1: Enable the DDC_STOP signal as an interrupt source
R/W
0: Disable the DDC_DATA_OUT loaded to serial-out-byte as an interrupt source

1: Enable the DDC_DATA_OUT loaded to serial-out-byte as an interrupt source
R/W
0: Disable the DDC_DATA_IN latched as an interrupt source

1: Enable the DDC_DATA_IN latched as an interrupt source
R/W
0: Disable the DDC_SUB latched as an interrupt source
142
Realtek
RTD2523B Series
1: Enable the DDC_SUB latched as an interrupt source

0
R/W
0: Disable the DDC_SLAVE latched as an interrupt source

1: Enable the DDC_SLAVE latched as an interrupt source
www.DataSheet.net/
143
Realtek
RTD2523B Series
DDC Channel (ADC/DVI)

(Refers to the VESA Display Data Channel Standard for detailed)
DDC_ENABLE (DDC Channel Enable Register)
Address: FA
Bit
Mode
7:5
R/W
Default: 00h
Function
DDC Channel Address Least Significant 3 Bits
(The default DDC channel address MSB 4 Bits is A)
R/W
DDC Write Status
(for external DDC access only)
It is cleared after write.

3
R/W
DDC SRAM Write Enable (for external DDC access only)

0: Disable
1: Enable
R/W
DDC De-bounce Enable

0: Disable
1: Enable (with crystal/4)
R/W
DDC Channel RAM Size

0: 128 bytes
1: 256 bytes
R/W
DDC Channel Enable Bit
www.DataSheet.net/
0: MCU access Enable

1: DDC channel Enable
Address: FB
Bit
Mode
7:0
R/W
DDC_INDEX (DDC SRAM R/W Index Register)

Function
DDC SRAM Read/Write Index Register [7:0]
The DDC channel index register will be auto increased one by one after each read or write cycle.
Address: FC
Bit
Mode
7:0
R/W
DDC_ACCESS_PORT (DDC Channel ACCESS Port)

Function
DDC SRAM Read/Write Port
** The DDC function can still work when Power_Down & Power_Save.
** After reset, the register will be set to default value, but the SRAM will keep original data.
DDC_DVI_ENABLE (DDC Channel Enable Register)
Address: FD
Bit
Mode
Function
7:5
R/W
Default: 00h
DVI DDC Channel Address Least Significant 3 Bits

(The default DDC channel address MSB 4 Bits is A)
DVI DDC External Write Status (for external DDC access only)
It is cleared after write.
R/W
DVI DDC External Write Enable (for external DDC access only)
144
Realtek
RTD2523B Series
0: Disable
1: Enable
2
R/W
DVI DDC Debounce Enable

0: Disable
1: Enable (with crystal/4)
R/W
DVI DDC Channel RAM Size

0: 128 bytes
1: 256 bytes
R/W
DVI DDC Channel Enable Switch

0: MCU access Enable
1: External DDC access Enable
DDC_DVI_INDEX (DDC SRAM R/W Index Register)

Address: FE
Bit
Mode
Function
7:0
R/W
DVI DDC SRAM Read/Write Index Register [7:0]
l
The DDC channel index register will be auto increased one by one after each read or write cycle.
DDC_DVI_ACCESS_PORT (DDC Channel ACCESS Port)
Address: FF
Bit
Mode
Function
7:0
l
l
R/W
DVI DDC SRAM Read/Write Port
The DDC function can still work when Power_Down & Power_Save.
After reset, the register will be set to default value, but the SRAM will keep original data.
www.DataSheet.net/
145
Realtek
RTD2523B Series
Embedded OSD
Addressing and Accessing Register
ADDRESS
BIT
7
High Byte
A15 A14 A13 A12 A11 A10 A9
A8
Low Byte
A7
A0
Figure 20.
A6
A5
A4
A3
A2
A1
Addressing and Accessing Registers
Date
BIT
Byte 0
D7
D6
D5
D4
D3
D2
D1
D0
Byte 1
D7
D6
D5
D4
D3
D2
D1
D0
Byte 2
D7
D6
D5
D4
D3
D2
D1
D0
Figure 2.
Data Registers
www.DataSheet.net/
All kind of registers can be controlled and accessed by these 2 bytes, and each address contains 3-byte data, details are
described as follows:
Write mode: [A15:A14] select which byte to write

-00: Byte 0 -01:Byte 1 -10: Byte 2 11: All
*All data are sorted by these three Bytes (Byte0~Byte2)
[A13] Auto Load (Double Buffer)
[A12] Address indicator
-0: Window and frame control registers.
-1: Font Select and font map SRAM
[A11:A0] Address mapping
- Font Select and font map SRAM address: 000~EFF
-Frame control register address: 000~0xx (Latch)
-Window control register address: 100~1xx (Latch)
3.75k*3byte
* Selection of SRAM address or Latch address selection is determined by A12!
146
Realtek
RTD2523B Series
Example:
Bit [15:14]=00
-All data followed are written to byte0 and address increases.
Byte0Byte0Byte0 (Address will auto increase)
Bit [15:14] =01

-All data followed are written to byte1 and address increases.
Byte1Byte1Byte1 (Address will auto increase)
Bit [15:14] =11

- Address will be increased after each 3-byte data written.
Byte0Byte1Byte2Byte0Byte1Byte2 (Address will auto increase)
Window control registers

l
l
l
l
Windows all support shadow/border/3D button

Window0, 5, 6, 7 support gradient functions.
Window 4, 5, 6, 7 start/end resolution are 1line(pixel), Window 0, 1, 2, 3 start/end resolution
are 4line(pixel),
All window start and end position include the special effect (border/shadow/3D button) been
assigned
Font comes after windows by 10 pixels, so you should compensate 10 pixels on windows to
meet font position
www.DataSheet.net/
Window 0 Shadow/Border/Gradient
Address: 100h
Byte 0
Bit
Mode
Function
7:6
--
Reserved
5:3
Window 0 shadow/border width or 3D button thickness in pixel unit

000~111: 1 ~ 8 pixel
2:0
Window 0 shadow/border height in line unit

000~111: 1 ~ 8 line
It must be the same as bit[5:3] for 3D button thickness
Byte 1
Bit
Mode
7:4
Function
Window 0 shadow color index in 16-color LUT
For 3D window, it is the left-top/bottom border color
147
Realtek
3:0
RTD2523B Series
Window 0 border color index in 16-color LUT
For 3D window, it is the right-bottom/top border color
Byte 2
Bit
Mode
Function
R Gradient Polarity
0: Decrease
1: Increase
G Gradient Polarity
0: Decrease
1: Increase
B Gradient Polarity
0: Decrease
1: Increase
4:3
Gradient level
00: 1 step per level
01: Repeat 2 step per level
Enable Red Color Gradient
Enable Green Color Gradient
Enable Blue Color Gradient
www.DataSheet.net/
148
Realtek
RTD2523B Series
Window 0 start position

Address: 101h
Byte 0
Bit
Mode
Function
7:2
Window 0 horizontal start [5:0]
1:0
--
Reserved
Byte 1
Bit
Mode
Function
7:5
Window 0 vertical start [2:0] line
4:0
Window 0 horizontal start [10:6] pixel
Byte 2
Bit
Mode
7:0
Function
Start position must be increments of four.

Window 0 end position
Address: 102h
Byte 0
Bit
Mode
Function
7:2
Window 0 horizontal end [5:0]
1:0
--
Reserved
www.DataSheet.net/
Byte 1
Bit
Mode
Function
7:5
Window 0 vertical end [2:0] line
4:0
Window 0 horizontal end [10:6] pixel
Byte 2
Bit
Mode
7:0
Function
End position must be increments of four.
Window 0 control
Address: 103h
Byte 0
Bit
Mode
7:0
--
Function
Reserved
Byte 1
Bit
Mode
--
Function
Reserved
149
Realtek
RTD2523B Series
6:4
111: 7 level per gradient

3:0
Window 0 color index in 16-color LUT
Byte 2
default: 00h
Bit
Mode
Function
Reserved
Gradient function
0: Disable
1: Enable
Gradient direction
0: Horizontal
1: Vertical
Shadow/Border/3D button
0: Disable
1: Enable
3:1
Window 0 Type
000: Shadow Type 1
001: Shadow Type 2
010: Shadow Type3
www.DataSheet.net/
011: Shadow Type 4

100: 3D Button Type 1
110: Reserved
111: Border
0
Window 0 Enable
0: Disable
1: Enable
150
Realtek
RTD2523B Series
Address: 104h
Byte 0
Bit
Mode
Function
7:6
Reserved
5:3

000~111: 1 ~ 8 pixel
2:0

000~111: 1 ~ 8 line
Byte 1
Bit
Mode
Function
7:4

3:0

Byte 2
Bit
Mode
7:0
Function
Reserved
www.DataSheet.net/

Address: 105h
Byte 0
Bit
Mode
Function
7:2
3:0
--
Reserved
Byte 1
Bit
Mode
Function
7:5
4:0
Byte 2
Bit
Mode
7:0
Function

Address: 106h
151
Realtek
RTD2523B Series
Byte 0
Bit
Mode
Function
7:2
2:0
--
Reserved
Byte 1
Bit
Mode
Function
7:5
4:0
Byte 2
Bit
Mode
7:0
Function
www.DataSheet.net/
152
Realtek
RTD2523B Series
Window 1 control
Address: 107h
Byte 0
Bit
Mode
7:0
--
Function
Reserved
Byte 1
Bit
Mode
Function
7:4
--
Reserved
3:0
Byte 2
default: 00h
Bit
Mode
7:5
Reserved
0: Disable
1: Enable
3:1
Window 1 Type
000: Shadow Type 1
001: Shadow Type 2
010: Shadow Type3
011: Shadow Type 4
110: Reserved
111: Border
Function
www.DataSheet.net/
Window 1 Enable
0: Disable
1: Enable
Address: 108h
Byte 0
Bit
Mode
Function
7:6
Reserved
5:3

000~111: 1 ~ 8 pixel
2:0

000~111: 1 ~ 8 line
153
Realtek
RTD2523B Series
Byte 1
Bit
Mode
Function
7:4

3:0

Byte 2
Bit
Mode
7:0
Function
Reserved

Address: 109h
Byte 0
Bit
Mode
Function
7:2
1:0
--
Reserved
Byte 1
Bit
Mode
Function
7:5
4:0
www.DataSheet.net/
Byte 2
Bit
Mode
7:0
Function

Address: 10Ah
Byte 0
Bit
Mode
Function
7:2
1:0
--
Reserved
Byte 1
Bit
Mode
Function
7:5
4:0
Byte 2
Bit
Mode
Function
154
Realtek
7:0
RTD2523B Series

Window 2 control
Address: 10Bh
Byte 0
Bit
Mode
7:0
--
Function
Reserved
Byte 1
Bit
Mode
Function
7:4
--
Reserved
3:0
Byte 2
default: 00h
Bit
Mode
Function
7:5
Reserved
0: Disable
1: Enable
3:1
Window 2 Type
000: Shadow Type 1
001: Shadow Type 2
010: Shadow Type3
011: Shadow Type 4
110: Reserved
www.DataSheet.net/
111: Border
0
Window 2 Enable
0: Disable
1: Enable
Address: 10Ch
Byte 0
Bit
Mode
Function
7:6
Reserved
5:3

000~111: 1 ~ 8 pixel
2:0

155
Realtek
RTD2523B Series
000~111: 1 ~ 8 line
Byte 1
Bit
Mode
Function
7:4

3:0

Byte 2
Bit
Mode
7:0
Function
Reserved

Address: 10Dh
Byte 0
Bit
Mode
Function
7:2
1:0
--
Reserved
Byte 1
Bit
Mode
Function
7:5
4:0
www.DataSheet.net/
Byte 2
Bit
Mode
7:0
Function

Address: 10Eh
Byte 0
Bit
Mode
Function
7:2
1:0
--
Reserved
Byte 1
Bit
Mode
Function
7:5
4:0
156
Realtek
RTD2523B Series
Byte 2
Bit
Mode
7:0
Function

Window 3 control
Address: 10Fh
Byte 0
Bit
Mode
7:0
--
Function
Reserved
Byte 1
Bit
Mode
Function
7:4
--
Reserved
3:0
Byte 2
default: 00h
Bit
Mode
7:5
Reserved
0: Disable
1: Enable
3:1
Function
www.DataSheet.net/
Window 3 Type
000: Shadow Type 1
001: Shadow Type 2
010: Shadow Type3
011: Shadow Type 4
110: Reserved
111: Border
Window 3 Enable
0: Disable
1: Enable
Address: 110h
Byte 0
Bit
Mode
Function
7:6
Reserved
5:3

157
Realtek
RTD2523B Series
000~111: 1 ~ 8 pixel
2:0

000~111: 1 ~ 8 line
Byte 1
Bit
Mode
Function
7:4

For 3D window, it is the left-top/ bottom border color
3:0

Byte 2
Bit
Mode
7:0
Function
Reserved

Address: 111h
Byte 0
Bit
Mode
Function
7:2
2:0
--
Reserved
www.DataSheet.net/
Byte 1
Bit
Mode
Function
7:5
4:0
Byte 2
Bit
Mode
7:0
Function

Address: 112h
Byte 0
Bit
Mode
Function
7:2
1:0
--
Reserved
Byte 1
Bit
Mode
Function
7:5
4:0
158
Realtek
RTD2523B Series
Byte 2
Bit
Mode
7:0
Function
Window 4 control
Address: 113h
Byte 0
Bit
Mode
7:0
--
Function
Reserved
Byte 1
Bit
Mode
Function
7:4
--
Reserved
3:0
Byte 2
default: 00h
Bit
Mode
Function
7:5
Reserved
0: Disable
1: Enable
3:1
Window 4 Type
000: Shadow Type 1
001: Shadow Type 2
010: Shadow Type3
011: Shadow Type 4
www.DataSheet.net/
110: Reserved
111: Border
0
Window 4 Enable
0: Disable
1: Enable
Address: 114h
Byte 0
Bit
Mode
Function
7:6
Reserved
5:3

000~111: 1 ~ 8 pixel
159
Realtek
2:0
RTD2523B Series
000~111: 1 ~ 8 line
Byte 1
Bit
Mode
Function
7:4

3:0

Byte 2
Bit
Mode
Function
R Gradient Polarity
0: Decrease
1: Increase
G Gradient Polarity
0: Decrease
1: Increase
B Gradient Polarity
0: Decrease
1: Increase
4:3
Gradient level
www.DataSheet.net/

Address: 115h
Byte 0
Bit
Mode
Function
7:2
1:0
--
Reserved
Byte 1
Bit
Mode
Function
160
Realtek
RTD2523B Series
7:5
4:0
Byte 2
Bit
Mode
7:0
Function

Address: 116h
Byte 0
Bit
Mode
Function
7:2
1:0
--
Reserved
Byte 1
Bit
Mode
Function
7:5
4:0
Byte 2
Bit
Mode
7:0
Function
Window 5 control
Address: 117h
Byte 0
Bit
Mode
7:0
--
www.DataSheet.net/
Function
Reserved
Byte 1
Bit
Mode
Function
--
Reserved
6:4

3:0
161
Realtek
RTD2523B Series
Byte 2
default: 00h
Bit
Mode
Reserved
Gradient function
0: Disable
1: Enable
Gradient direction
0: Horizontal
1: Vertical
0: Disable
1: Enable
3:1
Window 5 Type
000: Shadow Type 1
001: Shadow Type 2
010: Shadow Type3
011: Shadow Type 4
110: Reserved
111: Border
Function
www.DataSheet.net/
Window 5 Enable
0: Disable
1: Enable
Address: 118h
Byte 0
Bit
Mode
Function
7:6
Reserved
5:3

000~111: 1 ~ 8 pixel
2:0

000~111: 1 ~ 8 line
PS: This is for non-rotary, rotate 270, rotate 90 and 180.

Byte 1
Bit
Mode
Function
162
Realtek
RTD2523B Series
7:4

For 3D window, it is the left-top/ bottom border color
3:0

Byte 2
Bit
Mode
Function
R Gradient Polarity
0: Decrease
1: Increase
G Gradient Polarity
0: Decrease
1: Increase
B Gradient Polarity
0: Decrease
1: Increase
4:3
Gradient level
www.DataSheet.net/

Address: 119h
Byte 0
Bit
Mode
Function
7:2
1:0
--
Reserved
Byte 1
Bit
Mode
Function
7:5
4:0
Byte 2
Bit
Mode
7:0
Function
163
Realtek
RTD2523B Series

Address: 11Ah
Byte 0
Bit
Mode
Function
7:2
1:0
--
Reserved
Byte 1
Bit
Mode
Function
7:5
4:0
Byte 2
Bit
Mode
7:0
Function
Window 6 control
Address: 11Bh
Byte 0
Bit
Mode
7:0
--
Function
Reserved
Byte 1
www.DataSheet.net/
Bit
Mode
Function
--
Reserved
6:4

3:0
Byte 2
default: 00h
Bit
Mode
Function
Reserved
Gradient function
0: Disable
1: Enable
164
Realtek
RTD2523B Series
Gradient direction
0: Horizontal
1: Vertical
0: Disable
1: Enable
3:1
Window 6 Type
000: Shadow Type 1
001: Shadow Type 2
010: Shadow Type3
011: Shadow Type 4
110: Reserved
111: Border
Window 6 Enable
0: Disable
1: Enable
Address: 11Ch
Byte 0
www.DataSheet.net/
Bit
Mode
Function
7:6
Reserved
5:3

000~111: 1 ~ 8 pixel
2:0

000~111: 1 ~ 8 line
PS: This is for non-rotary, rotate 270, rotate 90 and 180.

Byte 1
Bit
Mode
7:4
Function
3:0

Byte 2
Bit
Mode
Function
165
Realtek
RTD2523B Series
R Gradient Polarity
0: Decrease
1: Increase
G Gradient Polarity
0: Decrease
1: Increase
B Gradient Polarity
0: Decrease
1: Increase
4:3
Gradient level

Address: 11Dh
Byte 0
Bit
Mode
7:2
1:0
--
Reserved
www.DataSheet.net/
Function
Byte 1
Bit
Mode
Function
7:5
4:0
Byte 2
Bit
Mode
7:0
Function

Address: 11Eh
Byte 0
Bit
Mode
Function
7:2
1:0
--
Reserved
Byte 1
166
Realtek
RTD2523B Series
Bit
Mode
Function
7:5
4:0
Byte 2
Bit
Mode
7:0
Function
Window 7 control
Address: 11Fh
Byte 0
Bit
Mode
7:0
--
Function
Reserved
Byte 1
Bit
Mode
--
Reserved
6:4

3:0
Function
www.DataSheet.net/
Byte 2
default: 00h
Bit
Mode
Function
Reserved
Gradient function
0: Disable
1: Enable
Gradient direction
0: Horizontal
1: Vertical
0: Disable
1: Enable
3:1
Window 7 Type
167
Realtek
RTD2523B Series
000: Shadow Type 1
001: Shadow Type 2
010: Shadow Type3
011: Shadow Type 4
110: Reserved
111: Border
Window 7 Enable
0: Disable
1: Enable
www.DataSheet.net/
168
Realtek
RTD2523B Series
3D Button Type 1
www.DataSheet.net/
3D Button Type 2
169
Realtek
RTD2523B Series
width
height
Type 1
Type 2
Type 3
Type 4
Shadow in all direction

start
OSD appear range
transparent
www.DataSheet.net/
end
Window mask fade/in out function
170
Realtek
RTD2523B Series
Frame control registers

Address: 000h
Byte 0
Bit
Mode
7:0
Function
Vertical Delay [10:3]
The bits define the vertical starting address. Total 2048 step unit: 1 line
Vertical delay minimum should set 1

Byte 1
Bit
Mode
Function
7:0
Horizontal Delay [9:2]

The bits define the horizontal starting address. Total 1024 step unit:4 pixels
Horizontal delay minimum should set 2

Byte 2
Bit
Mode
Function
7:6
Horizontal Delay bit [1:0]
5:3
Vertical Delay [2:0]
2:1
Display zone, for smaller character width

00: middle
01: left
10: right
11: reserved
www.DataSheet.net/
OSD enable
0: OSD circuit is inactivated
1: OSD circuit is activated
When OSD is disabled, Double Width (address 0x002 Byte1[1]) must be disabled to save power.
171
Realtek
RTD2523B Series
PWM Duty Width

Address: 001h
Byte 0
Bit
Mode
7:0
Default: 00h
Function
PWM_0
8bits decides the output duty width and waveform of PWM at PWM
channel
Byte 1
Default: 00h
Bit
Mode
7:0
Function
PWM_1
channel
Byte 2
Default: 00h
Bit
Mode
7:0
Function
PWM_2
channel
Address: 002h
Byte 0
Bit
Mode
7:0
Default: 00h
www.DataSheet.net/
Function
First stage clock divider N[7:0]
N=0-255, 1st F= F/2(N+1)
Byte 1
Default: 00h
Bit
Mode
Function
PWM0 First stage clock divider Enable
0: Disable
1: Enable

0: Disable
1: Enable

0: Disable
1: Enable
Enable PWM Output
3:2
Crystal Clock Divider

00: Crystal
01: Crystal/2
172
Realtek
RTD2523B Series
10: Crystal/4
11: Crystal/8
1:0
--
Reserved
Byte 2
Bit
7:0
Default: 00h
Mode
--
Function
Reserved
Address: 003h
Byte 0
Bit
default: xxxx_xxx0b
Mode
Function
--
Reserved
Enable Window 7 Mask OSD-Appear-Range Control for Fade In/Out
Window 7 Mask
0: Mask area appears
1: Mask area transparent
OSD vertical start input signal source select

0: Select DVS as OSD VSYNC input
1: Select ENA as OSD VSYNC input
3:0
--
Reserved
Byte 1
www.DataSheet.net/
Bit
Mode
Function
7:4
Char shadow/border color
3: 2
Alpha Blending Type

00: Disable alpha blending
01: Only window blending
10: All blending
11: Window and Character background blending
Double width enable (For all OSD including windows and characters)
0: Normal
1: Double
Double Height enable (For all OSD including windows and characters)
0: Normal
1: Double
Byte 2
Bit
Mode
7:6
Function
Font downloaded swap control
0x: No swap
173
Realtek
RTD2523B Series
10: CCW
11: CW
5:2
--
Reserved
Global Blinking Enable

0: Disable
1: Enable
Rotation
0: Normal (data latch 24 bit per 24 bit)
1: Rotation (data latch 18 bit per 24 bit)
Bit
Firmware
CW
CCW
www.DataSheet.net/
174
Realtek
RTD2523B Series
23~12 bit(High)
11~0 bit(Low)
Figure 3 Non-rotated memory alignments

23
6
www.DataSheet.net/
Figure 4 Rotated memory alignments

Base address offset
Address: 004h
Byte 0
Bit
Mode
7:0
Function
Font Select Base Address[7:0]
Byte 1
Bit
Mode
Function
7:4
Font Select Base Address[11:8]
3:0
Font Base Address[3:0]
Byte 2
Bit
Mode
7:0
Function
Font Base Address[11:4]
175
Realtek
RTD2523B Series
OSD SRAM (Map and font registers)

R0
R1
R2
Rn
C01 C02 B03 C04
End
C11 C12
C13
Cn1 Cn2
1-bit font start
2-bit font start
4-bit font start
11.25k bytes SRAM

1. Row Command
R0
R1
R2
R3
R.
Rn
End
www.DataSheet.net/
Row Command R0~Rn represent the start of new row. Each command contains 3 bytes data which define the length
of a row and other attributes. OSD End Command represents the end of OSD. R0 is set in address 0 of SRAM.
2. Character/Blank Command (Font Select)
Character Command is used to select which character font is show. Each command contains three bytes which
specify its attribute and 1,2 or 4bit per pixel. Blank Command represents blank pixel to separate the preceding
character and following character. Use two or more Blank Command if the character distance exceeds 255 pixel.
The Font Select Base Address in Frame Control Register represents the address of the first character in Row 0, that
is, C01 in the above figure. The following character/blank is write in the next address. C11 represents the first
character in Row1, C12 represents the second character in Row1, and so on.
The address of the first character Cn1 in Row n = Font Select Base Address + Row 0 font base length + Row 1 font
base length + +Row n-1 font base length.
176
Realtek
RTD2523B Series
3. Font
User fonts are stored as bit map data. For normal font, one font has 12x18 pixel, and for rotation font, one has 18x12
pixel. One pixel use 1, 2 or 4 bits.
For 12x18 font,
One 1-bit font requires 9 * 24bit SRAM
For 18x12 font,

Font Base Address in Frame Control Register point to the start of 1-bit font.
For normal (12x18) font:
1-bit Font, if CS = 128, Real Address of Font = Font Base Address + 9 * 128
www.DataSheet.net/
For rotational (18x12) font:
where CS is Character Selector in Character Command.
Note that Row Command, Font Select and Font share the same OSD SRAM.
When we download the font, we have to set the Frame control 002h byte1 [1:0] to set the method of hardware bit swap.
If the OSD is Counter-Clock-Wise rotated, we have to set to 0x01 (the 8 bits of every byte of font SRAM downloaded
by firmware will be in a sequence of
7 5 3 1 6 4 2 0 (from MSB to LSB) and should be rearranged to 7 6 5 4 3 2 1
0 by hardware). If it is Clock-Wise rotated, we have to set to 0x10 (the 8 bits of every byte of font SRAM
downloaded by firmware will be in a sequence of
6 4 2 0 7 5 3 1 (from MSB to LSB) and should be rearranged to
7 6 5 4 3 2 1 0 by hardware). After we finish the downloading or if we dont have to rotate the OSD, we have to set
it to 0x00.
177
Realtek
RTD2523B Series
Row Command
Byte 0
Bit
Mode
1: Row Start Command

0: OSD End Command
Each row must start with row-command, last word of OSD map must be
end-command
6:5
Reserved
4:2
Character border/shadow
000: None
001: Border
100: Shadow (left-top)
101: Shadow (left-bottom)
110: Shadow (right-top)
111: Shadow (right-bottom)
Double character width

0: x1
1: x2
Function
www.DataSheet.net/
Double character height

0: x1
1: x2
Byte 1
Bit
Mode
Function
7:3
Row height (1~32)
2:0
Column space
0~7 pixel column space
When Char is doubled, so is column space.
Notice:
When character height/width is doubled, the row height/column space definition also twice. If the
row height is larger than character height, the effect is just like space between rows. If it is smaller
than character height, it will drop last several bottom line of character.
When using 1/2/4LUT font, column space and font smaller than row height, the color of column
space and row space is the same as font background color, only 4 bit true color font mode, the
color is transparent
178
Realtek
RTD2523B Series
12
25
Row space color
column space color
1/2/4LUT bg color the

same as Character
background
,4 true color mode, bg
color is transparent
Byte 2
Bit
Mode
7:0
Function
Row length
unit: font base
www.DataSheet.net/
Character Command (For blank)

Byte 0
Bit
Mode
Function
Blinking effect
0: Disable
1: Enable
5:0
Reserved
Byte 1
Bit
Mode
7:0
Function
Blank pixel length
At least 3 pixels, and cant exceed 255 pixels.

Byte 2
Bit
Mode
Function
7:5
Reserved
Reserved
3:0
Blank color select one of 16-color LUT

(0 is special for transparent)
179
Realtek
RTD2523B Series
Character Command (For 1-bit RAM font)

Byte 0
Bit
Mode
Function
Character Blinking effect

0: Disable
1: Enable
5:4
00
(Font type
00: 1-bit RAM Font
01: 4-bit RAM Font
1x: 2-bit RAM Font)
3:0
Character width (only for 1-pixel font, doubled when specifying

double-width in Row/Blank command register)
For 12x18 font:
0100: 4-pixel 0101: 5-pixel 0110: 6-pixel 0111: 7-pixel
1000: 8-pixel 1001: 9-pixel 1010: 10-pixel 1011:11-pixel
1100: 12-pixel
For 18x12 Font (rotated)
1000: 12-pixel 1001:13-pixel 1010:14-pixel 1011:15-pixel
1100: 16-pixel 1101:17-pixel 1110:18-pixel
www.DataSheet.net/
When using border/shadow/ effect, the width of the 1-bit font should at least 6 pixel.
Byte 1
Bit
Mode
7:0
Function
Character Select [7:0]
Byte 2
Bit
Mode
Function
7:4
Foreground color
Select one of 16-color from color LUT
3:0
Background color
Select one of 16-color from color LUT (0 is special for transparent)
180
Realtek
RTD2523B Series
Character command (For 2-bit RAM Font)

Byte 0
Bit
Mode
Function
MSB of Foreground color 11, Background 00
MSB of Foreground color 10, Foreground 01
3:1
Foreground color 11
Select one of 8 color from color LUT
Add Byte0 [6] as MSB for 16-color LUT.
Background color 00 Bit[2]

Byte 1
Bit
Mode
7:0
Function
Byte 2
Bit
Mode
Function
7:6
Background color 00 Bit[1:0]

While 0 is special for transparent
Once we fill 0000 or 1000(MSB follow Byte0[6]), BG appears transparent.
www.DataSheet.net/
5:3
Foreground color 10
2:0
Foreground color 01
Character command (For 4-bit RAM font)

Byte 0
Bit
Mode
Function
Character Blinking effect

0: Disable
1: Enable
5:4
01
181
Realtek
RTD2523B Series
(Font type
00: 1-bit RAM Font
01: 4-bit RAM Font
1x: 2-bit RAM Font)
3:0
(for Byte1[7] = 0)
select one color from 16-color LUT as background
(for Byte1[7] = 1)
Red color level
MSB 4 bits for 8 bits color level (LSB 4 bits are 1111)
Byte 1
Bit
Mode
Function
0: 4bit Look Up Table, 0000b is transparent.
1: 3bit specify R,G,B pattern, color level defined in Byte0[3:0],Byte2. One
mask bit defines foreground or background.
6:0
W
l When 4-bit look-up table modecolor of column space is the same as background.
l
l
When 4-bit look-up table mode and pixel value is 0000, and byte0[3:0]=0000 means
transparent.
When true color mode and pixel value is 0000it is transparent
www.DataSheet.net/
Byte 2
Bit
Mode
Function
7:4
(for Byte1[7] = 1)
Green color level
3:0
(for Byte1[7] = 1)
Blue color level
182
Realtek
RTD2523B Series
window 6
window 5
window 4
window 3
window 2
window 7
window 1
window 0
Display Priority
We have four windows with gradient and four windows without gradient, the window priority is as
above, character should be always on the top layer of the window.
www.DataSheet.net/
Pattern gen.
Use OSD to replace display pattern generator.
Chess Board: make a font as below
If we want to fill to the full 1280x1024 screen with character, we need 1280*1024 pixels.
Required character is:
Using 12*18 font
1280/12 = 106.7 -> 107
1024/18 = 56.9 -> 57
107*57 = 6099 character
183
Realtek
RTD2523B Series
The required number of character map is larger than RAM size. We must turn on double width
or double height function to reduce the half of character map.
So the basic unit to chessboard is 2x2 pixel. You can use larger chessboard instead of 2x2
pixels unit, such as 4x4 and so on.
Gray level
We can display 256 gray level by gradient window, 8 and 16 gray level by character map. 32
and 64 gray level is not supported.
www.DataSheet.net/
184
Realtek
RTD2523B Series
www.DataSheet.net/
185
Realtek
RTD2523B Series
6. Electric Specification
DC Characteristics
Absolute Maximum Ratings
MAX
UNITS
VESD
3.0
kV
Latch-Up
ILA
100
mA
Ambient Operating Temperature
TA
70
TSTG
-55
125
35
C/W
PARAMETER
Electrostatic Discharge
Storage temperature (plastic)

Thermal Resistance (Junction to Air)
SYMBOL
MIN
TYP
JA
DC Characteristics/Operating Condition
(0<TA<70; VDD = 3.3V 0.3V)
PARAMETER
Supply Voltage
SYMBOL
MIN
TYP
MAX
UNITS
VDD
3.0
3.3
3.6
V
mA
Supply Current(All function on at 135M)

Digital Power
140(LVDS) 170(RSDS)
IDVCC
ADC Power
IADC_VDD
78(UXGA)
PLL Power
IPLL_VDD
48(UXGA)
Pad Power
IPVCC
80
ITMDS_VDD
146
TMDS Power
www.DataSheet.net/
104
Supply Current(Power Saving)

Digital Power
mA
IDVCC
ADC Power
IADC_VDD
PLL Power
IPLL_VDD
1.45
Pad Power
IPVCC
ITMDS_VDD
0.48
TMDS Power
Output High Voltage
VOH
2.4
VDD
Output Low Voltage
VOL
GND
0.5
Input High Voltage
VIH
2.0
Input Low Voltage
VIL
V
0.8
186
Realtek
RTD2523B Series
7. Mechanical Specification
128 Pin Package
www.DataSheet.net/
187
Realtek
RTD2523B Series
Note:
Symbol
Dimension
in
Dimension
inch
in
1.Dimension D & E do not include interlead flash
mm
Min
Type Max
0.134
Min Type Max
3.40
A1
0.004 0.010 0.036
0.10 0.25 0.91
A2
0.102 0.112 0.122
2.60 2.85 3.10
0.005 0.009 0.013
0.12 0.22 0.32
0.002 0.006 0.010
0.05 0.15 0.25
0.541 0.551 0.561 13.75 14.00 14.25
0.778 0.787 0.797 19.75 20.00 20.25
0.010 0.020 0.030
HD
0.665 0.677 0.689 16.90 17.20 17.50
HE
0.902 0.913 0.925 22.90 23.20 23.50
0.027 0.035 0.043
0.68 0.88 1.08
L1
0.053 0.063 0.073
1.35 1.60 1.85
0.004
12
0.25
3.Controlling dimension:
0.10
12
Millimeter
4.General appearance spec. should be based on final visual inspection spec.
TITLE :
128LD QFP ( 14x20 mm*2 ) PACKAGE OUTLINE
-CU L/F, FOOTPRINT 3.2 mm
0.5 0.75
2. Dimension b does not include dambar protrusion/intrusion.
LEADFRAME
APPROVE
CHECK
MATERIAL:
DOC. NO.
530-ASS-P004
VERSION
PAGE
OF
DWG
NO.
DATE
REALTEK
SEMI-CONDUCTOR
Q128 - 1
MAR. 25.1997
CO., LTD
www.DataSheet.net/
188
Realtek
RTD2523B Series
8. Ordering Information
The available RTD2523B series pin compatible products listed below:
Part Number
ADC
DVI HDCP Resolution
Output
Package
RTD2523B
160MHz Yes
No
SXGA
LVDS/RSDS/TTL 128 QFP
RTD2513B
110MHz Yes
No
XGA
RTD2023B
160MHz No
No
SXGA
RTD2013B
110MHz No
No
XGA
RTD2523BH
160MHz Yes
Yes
SXGA
RTD2513BH
110MHz Yes
Yes
XGA
RTD2523B-LF*
160MHz Yes
No
SXGA
LVDS/RSDS/TTL 128 QFP (lead free)
RTD2513B-LF*
110MHz Yes
No
XGA
RTD2023B-LF*
160MHz No
No
SXGA
RTD2013B-LF*
110MHz No
No
XGA
RTD2523BH-LF*
160MHz Yes
Yes
SXGA
RTD2513BH-LF*
110MHz Yes
Yes
XGA
* lead free and green package are available for above items with suffix LF or GR respectively.
www.DataSheet.net/
189

Datasheet RTL Display CTRL

Uploaded by

Copyright:

Available Formats

Datasheet RTL Display CTRL

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Datasheet RTL Display CTRL

Uploaded by

Copyright:

Available Formats

RTD2013B

Datasheet pdf - http://www.DataSheet4U.co.kr/

THIS PAGE IS LEFT FOR BLANK5. REGISTER DESCRIPTION .................................................................................36

RSDS Display Data Bus Control ......................................................................................................................................87

DVI HDCP Resolution

Embedded dual DDC with DDC1/2B/CI, fully

Analog RGB Input Interface

Integrated 8-bit triple-channel 165/110 Mhz

Digital Video Input Interface

Input format detection

command and fonts

Power & Technology

Single link on-chip TMDS receiver

Auto Detection /Auto Calibration

Fully programmable display timing generator

Support 8-bit video (ITU 656) format input

DVI Compliant Digital Input Interface

True 10 bits color processing engine

Fully programmable zoom ratios

A+ D+ Video with LVDS

A+ D+ Video with Type-III RSDS

A+ D+ Video with Type I RSDS/8TCONs1 output

A+ D+ Video with H/V/DEN 6-bit TTL

A+ D+ Video with H/V/DEN 8-bit TTL

A+ D+ Video with smart panel 6-bit TTL

A = Analog, I = Input, O = Output, P = Power, G = Ground)

Crystal OSC output

Pad/Digital Power & Ground

LVDS Display Interface

RSDS Display Interface

TTL 8/6 bits Interface

Open drain (Internal 75K pull high)

Refer to Pin share part.

Open drain (Internal 75K pull high)

Crystal out pin out decision table

Crystal pin out

Power on latch pins:

2. Chip Data Path Block Diagram

Input YUV 4:2:2(8-bits) Timing

720 pixels YUV 422 DATA

FF 00 00 SAV Cb0 Y0 Cr0 Y1 Cb2 Y2 Cr718 Y719 FF 00 00

Cbn: U(B-Y) colour difference component

Input Capture Window

Vertical blanking region (back porch)

Input Capture Window

Vertical blanking region (front porch)

Input Capture Window

4.2 Output Timing

TTL Single Pixel Mode Display Data Timing

TTL Double Pixel Mode Display Data Timing

Figure 6 LVDS 18bit Display Timing

Figure 7 LVDS 24 bit Display Timing

Figure 8 RSDS TYPE3 Display Timing

Display Active Window

Display Active Window

Display Active Window Diagram

4.3 Color Processing

Color Processing Block Diagram