Hcf4541bey Application
Hcf4541bey Application
Hcf4541bey Application
PROGRAMMABLE TIMER
s s
s s
s s
16 STAGE BINARY COUNTER LOW SYMMETR. OUTPUT RESISTANCE, TYPICALLY 100 at VDD = 15V OSCILLATOR FREQUENCY RANGE : DC to 100KHz AUTO OR MASTER RESET DISABLES OSCILLATOR DURING RESET TO REDUCE POWER DISSIPATION OPERATES WITH VERY SLOW CLOCK RISE AND FALL TIMES BUILT-IN LOW-POWER RC OSCILLATOR EXTERNAL CLOCK (applied to pin 3) CAN BE USED INSTEAD OF OSCILLATOR OPERATES AS 2n FREQUENCY DIVIDER OR AS A SINGLE-TRANSITION TIMER Q/Q SELECT PROVIDES OUTPUT LOGIC LEVEL FLEXIBILITY CAPABLE OF DRIVING SIX LOW POWER TTL LOADS, THREE LOW POWER SCHOTTKY LOADS, OR SIX HTL LOADS OVER THE RATED TEMP. RANGE 5V, 10V AND 15V PARAMETRIC RATINGS 100% TESTED FOR QUIESCENT CURRENT AT 20V MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"
DIP
SOP
ORDER CODES
PACKAGE DIP SOP TUBE HCF4541BEY HCF4541BM1 T&R HCF4541M013TR
DESCRIPTION The HCF4541B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. This device is composed of a 16-stages binary counter, an oscillator controlled by 2 external resistors and a capacitor, an output control logic and an automatic power-on reset circuit. The counter varies on positive-edge clock transition and it can be cleared by the MASTER RESET input. The output from this timer is the Q or Q output from the 8th, 13th, or 16th counter stage. The choice of the stage depends on the time
PIN CONNECTION
September 2002
1/10
HCF4541B
select inputs A or B (see frequency selection table). The output is available in one of the two modes that can be selected via the MODE input pin 10 (see truth table). The output turns out as a continuos square wave, with a frequency equal to the oscillator frequency divided by 2N when this MODE input is a logic "1". When it is a logic "0" and after a MASTER RESET is started, and Q output has been selected, the output goes up to a high state after 2 N-1 counts. It remains in that state till another MASTER RESET pulse is apply or the mode input is a logic "1". The process starts by setting the AUTO RESET input (pin 5) to logic INPUT EQUIVALENT CIRCUIT "0" and switching power on. If pin 5 is set to logic "1", the AUTO RESET circuit is not enabled and counting cannot start till a positive MASTER RESET pulse is applied, returning to a low level. The AUTO RESET consumes a remarkable amount of power and should not be used if low power operation is wanted. The frequency of the oscillator depends on the RC network. It can be calculated using the following formula : f = 1 / 2.3 RTC CTC where f is between 1KHz and 100KHz and RS > 10 K and 2 RTC PIN DESCRIPTION
PIN No 12, 13 4, 11 1, 2 3 5 6 10 9 8 7 14 SYMBOL A, B NC RTC, CTC RS AR MR MODE Q/Q SELECT Q VSS VDD NAME AND FUNCTION Time Select Input Not Connected External Resistor, Capacitor Connection External Resistor Connection or External Clock Input Auto Reset Input Master Reset Input Mode Select Input Output Selector Output Negative Supply Voltage Positive Supply Voltage
RC OSCILLATOR CIRCUIT
2/10
HCF4541B
FUNCTIONAL DIAGRAM
TRUTH TABLE
STATE PIN L 5 6 9 10 Auto Reset On Master Reset Off Output Initially Low After Reset (Q) Single Transition Mode H Auto Reset Disable Master Reset On Output Initially High After Reset (Q) Recycle Mode
LOGIC DIAGRAM
3/10
HCF4541B
ABSOLUTE MAXIMUM RATINGS
Symbol VDD VI II PD Top Tstg Supply Voltage DC Input Voltage DC Input Current Power Dissipation per Package Power Dissipation per Output Transistor Operating Temperature Storage Temperature Parameter Value -0.5 to +22 -0.5 to VDD + 0.5 10 200 100 -55 to +125 -65 to +150 Unit V V mA mW mW C C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All voltage values are referred to VSS pin voltage.
4/10
HCF4541B
DC SPECIFICATIONS
Test Condition Symbol Parameter VI (V) 0/5 0/10 0/15 0/20 0/5 0/10 0/15 5/0 10/0 15/0 0.5/4.5 1/9 1.5/13.5 4.5/0.5 9/1 13.5/1.5 2.5 4.6 9.5 13.5 0.4 0.5 1.5 VO (V) |IO| VDD (A) (V) 5 10 15 20 5 10 15 5 10 15 5 10 15 5 10 15 5 5 10 15 5 10 15 18 TA = 25C Min. Typ. 0.04 0.04 0.04 0.08 4.95 9.95 14.95 0.05 0.05 0.05 3.5 7 11 1.5 3 4 -1.55 -5 -4 -10 1.55 4 10 -3.1 -10 -8 -20 3.1 8 20 10-5 5 -1.08 -3 -3.3 -8.4 1.08 3.3 8.4 3.5 7 11 1.5 3 4 -1.08 -4.1 -3.3 -8.4 1.08 3.3 8.4 Max. 5 10 20 100 4.95 9.95 14.95 0.05 0.05 0.05 3.5 7 11 1.5 3 4 Value -40 to 85C Min. Max. 150 300 600 3000 4.95 9.95 14.95 0.05 0.05 0.05 -55 to 125C Min. Max. 150 300 600 3000 Unit
IL
Quiescent Current
VOH
High Level Output Voltage Low Level Output Voltage High Level Input Voltage Low Level Input Voltage Output Drive Current
VOL
VIH
VIL
IOH
IOL
<1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1
mA
mA
II
0.1
7.5
A
pF
CI
The Noise Margin for both "1" and "0" level is: 1V min. with VDD =5V, 2V min. with VDD=10V, 2.5V min. with VDD=15V
5/10
HCF4541B
DYNAMIC ELECTRICAL CHARACTERISTICS (Tamb = 25C, CL = 50pF, RL = 200K, tr = tf = 20 ns)
Test Condition Symbol Parameter VDD (V) 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 Min. Value (*) Typ. 3.5 1.25 0.9 6 3.5 2.5 100 50 40 180 90 65 300 100 85 1.5 4 6 Unlimited Max. 10.5 3.8 2.9 18 10 7.5 200 100 80 360 180 130 s Unit
Propagation Delay Time (28) tPHL tPLH (CLOCK to Q) Propagation Delay Time (216) tPHL tPLH (CLOCK to Q) tTHL Transition Time
ns
tTLH
Transition Time
ns
Master Reset, Clock Pulse Width fCL Maximum Clock Pulse Input Frequency Maximum Clock Pulse Input Rise or Fall Time
ns
MHz
tr, tf
(*) Typical temperature coefficient for all VDD value is 0.3 %/C.
A positive MASTER RESET pulse clears the counter and latch. The Output goes high and keeps up till the number of pulses, selected by A and B , are counted. This circuit is retriggerable and is as accurate as the input frequency. If a
more accurate circuit is desired, an external clock can be used on pin 3. A set-up time equal to the width of the one shot output is required immediately following initial power up, during which time the output will be high
6/10
HCF4541B
TEST CIRCUIT
CL = 50pF or equivalent (includes jig and probe capacitance) RL = 200K RT = ZOUT of pulse generator (typically 50)
7/10
HCF4541B
P001A
8/10
HCF4541B
PO13G
9/10
HCF4541B
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. http://www.st.com
10/10