CMOS Full Adder Circuit Topologies

ABSTRACT
Full adders are one of the most frequently used components finding its implementation in various signal processing applications. Microprocessors and DSPs heavily rely on operations performed by ALUs which make use of full adders. Full adders can be implemented in different logic styles. Although all styles result in similar function, the way of producing the intermediate nodes and the transistor count is varied. Different logic styles tend to favor one performance aspect over the others. Some of these different styles of implementing full adders are discussed in this report.

Department of E & C, SJCE, Mysore

Page 1

CMOS Full Adder Circuit Topologies

1.1 Introduction Full adders are important components in applications such as digital signal processing (DSP) architectures and microprocessor. Microprocessors and digital signal processors rely on the efficient implementation of generic arithmetic logic units and floating point units (which make use of full adders) to execute dedicated algorithms. Arithmetic functions which include addition, subtraction, multiplication and division are some examples which use adder as a main building block. There are standard implementations with different logic styles that have been used in the past to design full-adder cells and the same are used for comparisons in this report. Although they all have similar function, the way of producing the intermediate nodes and the transistor count is varied. Different logic styles tend to favor one performance aspect over the others. The logic style used in logic gates basically influences the speed, size, power dissipation, and the wiring complexity of the circuit. The circuit propagation delay is determined by the number of transistors in series, the number of inversion levels, the transistor sizes (i.e. channel widths) and the intra-cell wiring capacitances. The circuit size depends on the number of transistors, their sizes and on the wiring complexity. Some of them use one logic style for the whole full adder while others use more than one logic style for their implementation. The increasing demand for low power and low voltage VLSI circuits can be addressed at different design levels, such as the architectural, circuit, layout and the process technology. At the device level, reducing the supply voltage VDD and reducing the threshold voltage accordingly would reduce the power consumption. At the layout level, certain tricks can be done including the use of short channel transistors, poly and diffusion areas and the use of shorter metal lines for connections of various devices. These mainly reduce the loading i.e. parasitic capacitances in various components of the device and circuit. At the circuit design level, considerable potential for power saving exist by the proper choice of logic style for implementing combinational circuits. At the design level, various methodologies and topologies to achieve the required function such as conventional CMOS and CPL can reduce layout area and consequently power dissipation. On an architectural level, an algorithm that requires fewer number of gates, can be used to reduce the overall power consumption.

Department of E & C, SJCE, Mysore

Page 2

CMOS Full Adder Circuit Topologies

1.2 Literature review of full adder topologies A basic full adder cell in digital computing systems has three 1-bit inputs (A, B & C) and two 1- bit outputs (Sum and Carry). These outputs can be expressed in many different logic expressions. Therefore, many full adder circuits can be designed using the different expressions. Table 1: Truth table of full adder A 0 0 0 0 1 1 1 1 B 0 0 1 1 0 0 1 1 C 0 1 0 1 0 1 0 1 Sum 0 1 1 0 1 0 0 1 Carry 0 0 0 1 0 1 1 1

The logical Boolean expressions using truth table (table 1) between the logic inputs and logic outputs are also expressed as: Sum = A.B.C+ A.B.C+ A.B.C+ A.B.C => Sum = Carry.(A + B + C) + (A.B.C) Carry= A.B.C + A.B.C + A.B.C + A.B.C = A.B+C.(A+ B) = A.B+ B.C+A.C The logical Boolean expressions [2] between the inputs and output logic using XOR logic are expressed as: Sum = A B C & Carry = A.B + C (A B) Sum = C (A B) +C (A B) and Carry= C (A B) + A (A B)

Department of E & C, SJCE, Mysore

Page 3

CMOS Full Adder Circuit Topologies

There are standard topologies of implementation for the full-adder cells which are used as the basis of comparison (table 2) in this report. Some of the standard implementations [1] are as follows: The Conventional CMOS full adder (CMOS) consisted of 28 transistors and is based on the regular CMOS structure (pull-up and pull-down networks). The Complementary pass-transistor logic (CPL) full adder having 32 transistors and using the CPL gates. The ratioed style full adder based on Pseudo logic. Differential Cascode Voltage Switch logic (DCVSL) style. The transmission-gate CMOS adder (TG-CMOS) and transmission function adder (TFA) based on transmission gates logic. The TG-Pseudo full adder based on transmission gate and pseudo logic. The Hybrid full adder having 26 transistors, and based on a modified low-power XOR/XNOR circuit. Gate Diffusion Input (GDI) based full adder. Multiplexer based low power implementation of full adder circuits (MBA 12T). The low power full-adder cells having SERF, CLRCL, 8T, 9T, 10T, 13T, 14T and 16T full adder. Table 2: Performance comparison of logic styles Logic family Static CMOS Ratioed (Pseudo) DCVSL Dynamic Speed Medium Fast Fast Fast Power consumption Medium High Low High Noise sensitivity Low Medium Low High

Some of these topologies which have been realized using the software DSCH 3 are discussed in this report.

Department of E & C, SJCE, Mysore

Page 4

CMOS Full Adder Circuit Topologies

1.3 Circuits implementation 1.3.1 Complementary CMOS full adder The advantage of this style (figure 1) is its robustness against voltage scaling and transistor sizing which ensures reliable operation at low voltages with arbitrary transistor sizes. Also known as mirror adder, in this style, carry is used to generate the sum.

Figure 1: Mirror adder 1.3.2 Gate Diffusion Input (GDI) Full Adder

Figure 2: GDI full adder

Department of E & C, SJCE, Mysore

Page 5

CMOS Full Adder Circuit Topologies

This method (figure 2) is employed for designing fast, low-power circuits using lesser number of transistors (as compared to C-CMOS full adder), while improving output logic level swing and static power dissipation characteristics.

Additional buffer circuit (cascaded inverter) is used to restore the logic level swing and improve the voltage degradation at the outputs signal (sum and carry).

1.3.3 Multiplexer based full adder This style (figure 3) makes use of 6 multiplexers consisting of 12 transistors. Each multiplexer is implemented in pass transistor logic design. The power consumption is decreased significantly because there is no VDD or ground signal in this circuit. As some paths contain 3 transistors in series, it causes an increase in delay of Sum signal. The size of each transistor in mentioned path should be three times larger to balance the output and optimize the circuit for power delay product (PDP) parameter. Therefore, the area of the circuit is increased.

Figure 3: Multiplexer based full adder

Department of E & C, SJCE, Mysore

Page 6

CMOS Full Adder Circuit Topologies

1.3.4 Static Energy Recovery Full Adder The Static Energy Recovery Full adder (SERF) cell uses only 10 transistors and it does not need inverted inputs. The circuit (figure 4) is claimed to be extremely low power because it doesnt contain direct path to the ground and the charge stored at the load capacitance is reapplied to the control gates (energy recovery). The elimination of the path to the ground reduces the total power consumption by reducing the short circuit power consumption. The combination of low power and low transistor count makes the SERF adder circuit a viable option for low power design. There are some problems in this design. First, Sum is generated from two cascaded XNOR gates (group1) which lead to long delay. Second, it cannot work correctly in low voltage.

Figure 4: SERF adder

Department of E & C, SJCE, Mysore

Page 7

CMOS Full Adder Circuit Topologies

1.3.5 10T Full Adder

Figure 5: 10 transistor full adder As in SERF adder, this style (figure 5) makes use of 10 transistors. The sum is calculated by the equivalent circuit of two cascaded exor gates with inputs A, B, and C. The carry is generated by implementing a 2 to 1 multiplexer with C and A as inputs and A xnor B as the select signal.

Figure 6. Timing diagram of full adder

Department of E & C, SJCE, Mysore

Page 8

CMOS Full Adder Circuit Topologies

REFERENCES [1] International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.2 Comparative Performance Analysis of XOR-XNOR Function Based High-Speed CMOS Full Adder Circuits For Low Voltage VLSI Design, by Subodh Wairya, Rajendra Kumar Nagaria and Sudarshan Tiwari, April 2012 [2] http://www.hindawi.com/journals/vlsi/2012/173079/

Department of E & C, SJCE, Mysore

Page 9