Scribd Logo
Upload

Welcome to Scribd!

  • 180 views

    Cadence Introduction

    Uploaded by

    chethankumar_m
    VLSI involves packing transistors into integrated circuits. It began in 1970s with complex chip development. A typical design flow includes specification, architecture, RTL coding, verification, synthesis, and foundry fabrication. Cadence is an EDA tool used in digital design. It allows integration of tools for all stages. NC Launch simulates designs and produces waveforms. RTL Compiler performs logic synthesis to produce netlists and timing constraints. The experiment procedure involves using NC Launch and RTL Compiler in Cadence to simulate, synthesize, and implement a simple digital design from Verilog code.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOC, PDF, TXT or read online from Scribd

    Cadence Introduction

    Uploaded by

    chethankumar_m
    180 views3 pages
    VLSI involves packing transistors into integrated circuits. It began in 1970s with complex chip development. A typical design flow includes specification, architecture, RTL coding, verification, synthesis, and foundry fabrication. Cadence is an EDA tool used in digital design. It allows integration of tools for all stages. NC Launch simulates designs and produces waveforms. RTL Compiler performs logic synthesis to produce netlists and timing constraints. The experiment procedure involves using NC Launch and RTL Compiler in Cadence to simulate, synthesize, and implement a simple digital design from Verilog code.

    Original Description:

    cadence steps

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    DOC, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    VLSI involves packing transistors into integrated circuits. It began in 1970s with complex chip development. A typical design flow includes specification, architecture, RTL coding, verification, synthesis, and foundry fabrication. Cadence is an EDA tool used in digital design. It allows integration of tools for all stages. NC Launch simulates designs and produces waveforms. RTL Compiler performs logic synthesis to produce netlists and timing constraints. The experiment procedure involves using NC Launch and RTL Compiler in Cadence to simulate, synthesize, and implement a simple digital design from Verilog code.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOC, PDF, TXT or read online from Scribd
    Download as doc, pdf, or txt
    180 views3 pages

    Cadence Introduction

    Uploaded by

    chethankumar_m
    VLSI involves packing transistors into integrated circuits. It began in 1970s with complex chip development. A typical design flow includes specification, architecture, RTL coding, verification, synthesis, and foundry fabrication. Cadence is an EDA tool used in digital design. It allows integration of tools for all stages. NC Launch simulates designs and produces waveforms. RTL Compiler performs logic synthesis to produce netlists and timing constraints. The experiment procedure involves using NC Launch and RTL Compiler in Cadence to simulate, synthesize, and implement a simple digital design from Verilog code.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOC, PDF, TXT or read online from Scribd
    Download as doc, pdf, or txt
    You are on page 1of 3

    INTRODUCTION TO VLSI

    VLSI stands for "Very Large Scale Integration". This is the field which involves packing more and more logic devices into smaller and smaller areas. it is the process of creating integrated circuits by combining thousands of transistors into a single chip. VLSI began in the 1970s when complex semiconductor and communication technologies were being developed. The microprocessor is a VLSI device. A typical digital design flow is as follows: Specification Architecture RTL Coding RTL Verification Synthesis Backend Tape Out to Foundry to get end product. This process is repeated on the wafer to get identical Ics.

    INTRODUCTION TO CADENCE DIGITAL DESIGN


    Cadence is an Electronic Design Automation (EDA) environment that allows integrating in a single framework different applications and tools (both proprietary and from other vendors), allowing to support all the stages of IC design and verification from a single environment. These tools are completely general, supporting different fabrication technologies. When a particular technology is selected, a set of configuration and technology-related files are employed for customizing the Cadence environment. This set of files is commonly referred as a design kit. In the Digital Design process the following tools of cadence is used. Simulating the design NC Launch outcome wave form

    Logical Synthesis RTL Compiler Netlist and SDC files NCLaunch is a graphical user interface that helps you manage large design projects and lets you configure and launch your Cadence simulation tools. RTL Compiler is a powerful tool for logic synthesis and analysis for digital designs. It is fully compatible with all other Cadence Tools and especially with Cadence Encounter which is mainly used for physical design automation.

    EXPERIMENTAL PROCEDURE FOR DIGITAL PART IN VLSI LAB FOR NCLAUNCH


    1. 2. 3.

    Opening the terminal window ---right click on the Desktop open terminal pwd ----------Print Working Directory. Shows the current location in the directory tree. ls --------- List all files in the current directory, in column format.

    4. cd Cadence_digital_labs/ 5. cd Workarea 6. mkdir [folder name] test 7. cd test 8. vi [file name.v] test.v 9. after writing program tap [Escape] :wq ------------------w for saving file, q for quit 10.csh ----------------- Executes and runs the C Shell if present 11.source ~/cshrc.main ---------------------------- source - Evaluate a file or resource as a Tcl scrip 12.nclaunch -new & 13.select MULTISTEP
    14. click

    on Creat CDS.lib saveok

    15. select 16. select 17. select

    the file toolsverilog compile the module in work lib elaborate your snapshot simulation

    18.observe the waveform

    RTL COMPILER
    1. remove the test bench from your code
    2.

    go to terminal window to your folder location where your .v file exists

    3. csh 4. source ~/cshrc.main 5. rc -gui 6. edit the file list name in setup.g file.
    7.

    In terminal window include /home/bce/Cadence_digital_labs/Workarea/rclabs/tcl/setup.g

    8. set_attribute library /home/bce/Cadence_digital_labs/Workarea/rclabs/library/slow_normal.lib 9. read_hdl -v2001 /home/bce/Cadence_digital_labs/Workarea/test/test.v 10.elaborate 11.synthesize -to_generic 12.synthesize -to_mapped 13.write_hdl 14.write_sdc > /home/bce/Cadence_digital_labs/Workarea/test/test_net.v > /home/bce/Cadence_digital_labs/Workarea/test/test_net.sdc

    You might also like