Files

 master

/

DDR2_micron_16M_8b_x8_sg3E.ini

Copy path

Blame

Blame

Latest commit

 

History

History

49 lines (45 loc) · 530 Bytes

 master

/

DDR2_micron_16M_8b_x8_sg3E.ini

Top

File metadata and controls

• Code
• Blame

49 lines (45 loc) · 530 Bytes

Raw

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

; blah blah

NUM_BANKS=8

NUM_ROWS=16384

NUM_COLS=1024

DEVICE_WIDTH=8

;in nanoseconds

;#define REFRESH_PERIOD 7800

REFRESH_PERIOD=7800

tCK=3.0 ;

CL=4 ;

AL=0 ;

;AL=3; needs to be tRCD-1 or 0

;RL=(CL+AL)

;WL=(RL-1)

BL=4 ;

tRAS=14;

tRCD=4 ;

tRRD=3 ;

tRC=18 ;

tRP=4 ;

tCCD=2 ;

tRTP=3 ;

tWTR=3 ;

tWR=5 ;

tRTRS=1;

tRFC=43;

tFAW=13;

tCKE=3 ;

tXP=2 ;

tCMD=1 ;

IDD0=85

IDD1=100

IDD2P=7;

IDD2Q=40;

IDD2N=40;

IDD3Pf=30;

IDD3Ps=10;

IDD3N=55;

IDD4W=135;

IDD4R=135;

IDD5=215;

IDD6=7;

IDD6L=5;

IDD7=280;

Vdd=1.8 ; TODO: double check this